




Ninevah University  
College of Electronics Engineering  
Department of Systems and Control

# Electronic I

## Lecture 1



# The Bipolar Junction Transistor (BJT)



2<sup>nd</sup> Class

by  
Rafal Raed Mahmood Alshaker

# Outline of Presentation

1

- Basic Transistor Operation

2

- Transistor Currents

3



- Characteristics Curves

4

- DC Load Line

# Introduction



- [John Bardeen](#), [William Shockley](#) and [Walter Brattain](#) at [Bell Labs](#), 1948
- **Transistor** is a combination of **trans**fer and **resistance**. This is because it transfers the resistance from one end of the device to the other end




# Transistor Structure

The term **bipolar** refers to the use of both **holes** and **electrons** as current carriers in the Transistor Structure.


**base** region is **lightly doped** and **very thin**  
**emitter** region **heavily doped**  
**collector** regions **moderate** doped



(a) Basic epitaxial planar structure




(b) npn




(c) pnp



## Standard BJT (bipolar junction transistor) symbols



(a) *npn*




(b) *pnp*


# Transistor Configuration

A transistor is a three-terminal device, but we require four terminals (two for input and two for output) for connecting it in a circuit.


## Common Base Configuration




## Common Emitter Configuration(CE)



## Common collector configuration(CC)







## Modes of BJT Operation



<u>CB Junction</u>	<u>BE Junction</u>	<u>Mode of Operation</u>
Reverse	Reverse	Cut-off
Forward	Reverse	Inverted
Reverse	Forward	Active
Forward	Forward	Saturation


# Basic Transistor Operation








# Transistor Currents



(a) npn



(b) pnp

The emitter current ( $I_E$ ) is the sum of the collector current ( $I_C$ ) and the base current ( $I_B$ ):

$$I_E = I_C + I_B \quad \dots \dots \dots (1)$$

Usually, we assume  $I_E \cong I_C$ , because  $I_B$  is very small compared to  $I_E$  and  $I_C$ .

The dc current gain of a transistor is given:

$$\beta_{DC} = \frac{I_C}{I_B} \quad \dots \dots \dots (2)$$

Typically, values of  $\beta_{DC}$  range from **20** to **200** or higher.


( $\alpha_{DC}$ ) is less used parameter than ( $\beta_{DC}$ ) in transistor circuit:

$$\alpha_{DC} = \frac{I_C}{I_E} \quad \dots \dots \dots (3)$$


Typically, values of  $\alpha_{DC}$  range from **0.95** to **0.99** or greater, but  $\alpha_{DC}$  is always less than 1.

**Example 1:** Determine the dc current gain  $\beta_{DC}$  and the emitter current  $I_E$  for a transistor where  $I_B = 50 \mu\text{A}$  and  $I_C = 3.65 \text{ mA}$ .

# Current and Voltage Analysis




**Example 2:** Determine  $I_B$ ,  $I_C$ ,  $I_E$ ,  $V_{BE}$ ,  $V_{CE}$ , and  $V_{CB}$  in the circuit. Assume  $\beta_{DC} = 150$ .





**Home Work:** Determine  $I_B$ ,  $I_C$ ,  $I_E$ ,  $V_{BE}$ ,  $V_{CE}$ , and  $V_{CB}$  in the circuit. Assume  $\beta_{DC} = 150$ .



# SUMMARY

The BJT (bipolar junction transistor) is constructed with three regions: base, collector, and emitter.

- ◆ The BJT has two *pn* junctions, the base-emitter junction and the base-collector junction.
- ◆ Current in a BJT consists of both free electrons and holes, thus the term *bipolar*.
- ◆ The base region is very thin and lightly doped compared to the collector and emitter regions.
- ◆ The two types of bipolar junction transistor are the *npn* and the *pnp*.

## Section

- ◆ To operate as an amplifier, the base-emitter junction must be forward-biased and the base-collector junction must be reverse-biased. This is called *forward-reverse bias*.
- ◆ The three currents in the transistor are the base current ( $I_B$ ), emitter current ( $I_E$ ), and collector current ( $I_C$ ).
- ◆  $I_B$  is very small compared to  $I_C$  and  $I_E$ .

## Section

- ◆ The dc current gain of a transistor is the ratio of  $I_C$  to  $I_B$  and is designated  $\beta_{DC}$ . Values typically range from less than 20 to several hundred.
- ◆  $\beta_{DC}$  is usually referred to as  $h_{FE}$  on transistor datasheets.
- ◆ The ratio of  $I_C$  to  $I_E$  is called  $\alpha_{DC}$ . Values typically range from 0.95 to 0.99.
- ◆ There is a variation in  $\beta_{DC}$  over temperature and also from one transistor to another of the same type.



Ninevah University  
College of Electronics Engineering  
Department of Systems and Control




# Electronic I

## Lecture 2

# Transistor Characteristics and parameters

2<sup>nd</sup> Class



# Outline of Presentation

1

- Transistor Currents


2

- Characteristics Curves

3


- DC Load Line

# Current and Voltage Analysis








**Example 2:** Determine  $I_B$ ,  $I_C$ ,  $I_E$ ,  $V_{BE}$ ,  $V_{CE}$ , and  $V_{CB}$  in the circuit. Assume  $\beta_{DC} = 150$ .




**Home Work:** Determine  $I_B$ ,  $I_C$ ,  $I_E$ ,  $V_{BE}$ ,  $V_{CE}$ , and  $V_{CB}$  in the circuit. Assume  $\beta_{DC} = 150$ .



# CHARACTERISTICS CURVES



## Modes of BJT Operation



<u>CB Junction</u>	<u>BE Junction</u>	<u>Mode of Operation</u>
Reverse	Reverse	Cut-off
Forward	Reverse	Inverted
Reverse	Forward	Active
Forward	Forward	Saturation

## Modes of Transistor Operation

Transistor operates in three regions:

**1. Cutoff** :  $I_B = 0$ , ( $V_{BE} < 0.7$ ) ,  $I_C = 0$ ,



$$V_{CE} = V_{CC}$$

**2. Active** :  $I_B = \text{average value}$  ,  $I_C = \beta_{DC} \cdot I_B$ ,

$$V_{CE} = V_{CC} - I_C \cdot R_C$$

**3. Saturation** :  $I_B = \text{high value}$  ,  $I_C = I_{C(sat)} = \frac{V_{CC} - V_{CE(sat)}}{R_C}$ ,  $V_{CE(sat)} \simeq 0.2$  (for most types of transistor).

$$I_{B(\min)} = \frac{I_{C(sat)}}{\beta_{DC}}$$





$$\underline{V_{CE} = V_{CC} - I_C \cdot R_C}$$

$I_B$

$$I_B = 0$$

Cutoff

$$I_C = 0$$
$$V_{CE} = V_{CC}$$

$$I_B > 0$$

Calculate  $V_{CE}$

$$V_{CE} \leq \approx 0.2$$

Saturation


$$I_C = I_{C(sat)}$$

$$V_{CE} > 0.2$$

Active



$$I_C = \beta_{DC} \cdot I_B$$

## Cutoff





$$I_C = \beta_{DC} I_B$$


## Saturation



# CHARACTERISTICS CURVES




**Example :** Sketch an ideal family of collector curves for the circuit in Figure below , for  $I_B = 5 \mu\text{A}$  to  $25 \mu\text{A}$  in  $5 \mu\text{A}$  increments. Assume  $\beta_{DC} = 100$  and that  $V_{CE}$  does not exceed breakdown




Solution:


$I_E$	$I_C$
$5\ \mu A$	$0.5\ mA$
$10\ \mu A$	$1.0\ mA$
$15\ \mu A$	$1.5\ mA$
$20\ \mu A$	$2.0\ mA$
$25\ \mu A$	$2.5\ mA$



# DC Load Line



# Load Line Analysis



# DC Load Line Analysis and Operation Point

An output equation that relates the variables  $I_C$  and  $V_{CE}$  in the following manner:

$$V_{CE} = V_{CC} - I_C R_C \dots \dots \dots (1)$$


The load line is determined by two points:

1) By substituting  $I_C = 0$  mA into Eq. (1), we find that

$$V_{CE} = V_{CC} \dots \dots \dots (2)$$

2) By substituting  $V_{CE} = 0$  mA into Eq. (1), we find that

$$0 = V_{CC} - I_C R_C$$
$$I_C = \frac{V_{CC}}{R_C} \dots \dots \dots (3)$$



By joining the two points defined by Eqs. (2) and (3), the straight line can be drawn, which is called the **load line**.

The point at which the load line intersects a characteristic curve represents **the operating point** for that particular value of  $I_{BQ}$ . It is also called the *quiescent point* (abbreviated **Q-point**).



## Load Line Analysis

The end points of the line are :  $I_{Csat}$  and  $V_{CEcutoff}$

For load line analysis, use  $V_{CE} = 0$  for  $I_{CSAT}$ , and  $I_C = 0$  for  $V_{CEcutoff}$

$$I_{Csat}: \quad I_{Csat} = \frac{V_{CC}}{R_C} \Big|_{V_{CE} = 0V}$$


$$V_{CEcutoff}: \quad V_{CE} = V_{CC} \Big|_{I_C = 0mA}$$

Where  $I_B$  intersects with the load line we have the Q point


Q-point is the particular operating point:

- Value of  $R_B$
- Sets the value of  $I_B$
- Where  $I_B$  and Load Line intersect
- Sets the values of  $V_{CE}$  and  $I_C$ .


## Circuit values effect Q-point




If the level of  $I_B$  is changed by varying the value of  $R_B$  or  $V_{BB}$ , the Q-point moves up or down the load line as shown in Figure for increasing values of  $I_B$ .



## Circuit values effect Q-point (continued)



**Example 1:** For the transistor circuit shown in Figure. Determine the Q-points of each value of  $I_B = 200 \mu\text{A}$ ,  $I_B = 300 \mu\text{A}$  and  $I_B = 400 \mu\text{A}$ . Also draw the dc load line.






## Solution:

1)  $I_B = 200 \mu\text{A}$ ,  $Q_1$  point is

$$I_C = \beta \cdot I_B = (100)(200 \mu\text{A}) = 20 \text{ mA}$$


$$V_{CE} = V_{CC} - I_C \cdot R_C = 10\text{V} - (20 \text{ mA})(220 \Omega) = 5.6\text{V}$$



2)  $I_B = 300 \mu\text{A}$ ,  $Q_2$  point is

$$I_C = \beta \cdot I_B = (100)(300 \mu\text{A}) = 30 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C \cdot R_C = 10\text{V} - (30 \text{ mA})(220 \Omega) = 3.4\text{V}$$



3)  $I_B = 400 \mu\text{A}$ ,  $Q_3$  point is

$$I_C = \beta \cdot I_B = (100)(400 \mu\text{A}) = 40 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C \cdot R_C = 10\text{V} - (40 \text{ mA})(220 \Omega) = 1.2\text{V}$$

**D.C. load line:** In order to draw the dc load line, we need two end points.



$$V_{CE} = V_{CC} - I_C R_C$$

First,  $I_C = 0$ ,


$$V_{CE} = V_{CC} = 10V.$$

Second,  $V_{CE} = 0$ ,

$$I_C = \frac{V_{CC}}{R_C} = \frac{10}{220} = 45.5 \text{ mA}$$




## Circuit values effect Q-point (continued)






**Example :** Determine whether or not the transistor in Figure below is in saturation. Assume  $V_{CE(sat)} = 0.2 \text{ V}$ .




**Example 7:** Determine whether or not the transistor in Figure 21 is in saturation.

Assume  $V_{CE(sat)} = 0.2 \text{ V}$ .  $\beta_{DC} = 50$ .



**Home work:** Find Q-point when  $V_{BB} = 1\text{V}$ ,  $2\text{ V}$  and  $3\text{ V}$ . And then construct DC load line for this transistor. Assume  $V_{CE(\text{sat})} = 0\text{ V}$ .





# Outline of Presentation

1

- **The DC Operation Point**

2

- **Linear Operation:**


3

- **Waveform Distortion:**


4 Transistor  
Biasing

- Base Bias
- Emitter Bias
- Voltage Divider Bias


# The DC Operation Point




(a) Linear operation: larger output has same shape as input except that it is inverted




(b) Nonlinear operation: output voltage limited (clipped) by cutoff



(c) Nonlinear operation: output voltage limited (clipped) by saturation




# Linear Operation:




$$I_{BQ} = \frac{V_{BB} - 0.7\text{ V}}{R_B} = \frac{3.7\text{ V} - 0.7\text{ V}}{10\text{ k}\Omega} = 300\text{ }\mu\text{A}$$

$$I_{CQ} = \beta_{DC} I_{BQ} = (100)(300\text{ }\mu\text{A}) = 30\text{ mA}$$


$$V_{CEQ} = V_{CC} - I_{CQ} R_C = 10\text{ V} - (30\text{ mA})(220\text{ }\Omega) = 3.4\text{ V}$$




# Waveform Distortion:



(a) Transistor is driven into saturation because the Q-point is too close to saturation for the given input signal.




(b) Transistor is driven into cutoff because the Q-point is too close to cutoff for the given input signal.



(c) Transistor is driven into both saturation and cutoff because the input signal is too large.



**Example 1:** Determine the Q-point and find the maximum peak value of the base current for linear operation.  
Assume  $\beta_{DC} = 200$ .



**Example 1:** Determine the Q-point and find the maximum peak value of the base current for linear operation.

Assume  $\beta_{DC} = 200$ .

**Solution:**

The Q-point is defined by  $I_C$  and  $V_{CE}$

$$I_B = \frac{V_{BB} - V_{BE}}{R_B} = \frac{10V - 0.7V}{47K\Omega} = 198\mu A = I_{BQ}$$

$$I_C = \beta_{DC} I_B = (200)(198\mu A) = 39.6mA = I_{CQ}$$

$$\begin{aligned} V_{CE} &= V_{CC} - I_C R_C = 20V - 13.07 \\ &= 6.93V = V_{CEQ} \end{aligned}$$

$$*I_{C(sat)} = \frac{V_{CC} - V_{CE(sat)}}{R_C} = I_{C(sat)} = \frac{V_{CC}}{R_C} = \frac{20V}{330\Omega}$$

$$*I_{C(cutoff)} = 0$$



$$I_{C(sat)} - I_{CQ} = 60.6 - 39.6 = 21mA$$

$$I_{CQ} - I_{C(cutoff)} = 39.6 - 0 = 39.6mA$$

$\therefore$  Q-point is in closer to saturation than the cutoff

$\therefore$  21mA is the maximum peak variation ( $I_{C(max)}$ ) of the collector current


$$\therefore I_{b(peak)} = \frac{I_{C(peak)}}{\beta_{DC}} = \frac{21mA}{200} = 105\mu A \text{ \_\_\_\_\_\#}$$



**H.W:** Determine the Q-point values of  $I_C$  and  $V_{CE}$  for the circuit in the Figure below

Find  $I_{C(sat)}$  and  $V_{CE(cut\ off)}$ , and then construct the load line and plot the Q-point.

\*\* Assume  $I_C = I_E$  to find  $I_{C(sat)}$  and  $V_{CE(cut\ off)}$




**Transistor Biasing** is the process of setting a transistors DC operating voltage or current conditions to the correct level so that AC input signal can be amplified correctly by the transistor.




# DC Biasing

- Be able to determine the **dc levels** for the variety of important BJT configurations.
- Understand how to measure the **important voltage levels** of a BJT transistor configuration and use them to determine whether the network is **operating properly**.
- Become aware of the **saturation** and **cutoff** conditions of a BJT network and the expected voltage and current levels established by each condition.
- Be able to perform a **load-line analysis** of the most common BJT configurations.
- Become familiar with the design process for **BJT amplifiers**.


# DC Biasing Types



**Fixed-Bias  
Configuration**



**Emitter-Bias  
Configuration**



**Voltage-Divider Bias  
Configuration**

# Remember

## Important basic relationships for a transistor

(1)

$$V_{BE} \cong 0.7 \text{ V}$$

$$I_E = I_C + I_B$$

(2)


$$I_C = \beta I_B$$

$$I_E = \beta I_B + I_B$$


(3)

$$I_E = (\beta + 1)I_B \cong I_C$$

## Fixed Bias



KVL Base emitter loop




For the DC analysis the network can be isolated from the indicated AC levels by replacing the capacitor with an open circuit equivalent




## Fixed Bias

The DC supply  $V_{CC}$  can be separated into two supplies




KVL Base emitter loop



KVL collector emitter loop

## Fixed Bias



KVL Base emitter loop


### Forward Bias of Base–Emitter

$$+V_{CC} - I_B R_B - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$I_C = \beta I_B$$

## Collector-Emitter Loop



$$V_{CE} + I_C R_C - V_{CC} = 0$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$V_{CE} = V_C - V_E$$

$$V_{CE} = V_C$$

$$V_{BE} = V_B - V_E$$

$$V_{BE} = V_B$$


**Example 2:** Determine the following for the fixed-bias configuration of Fig.

(a)  $I_{BQ}$  and  $I_{CQ}$ .

(b)  $V_{CEQ}$ .

(c)  $V_B$  and  $V_C$ .

(d)  $V_{BC}$ .



## Solution:

$$I_{B_Q} = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 \text{ V} - 0.7 \text{ V}}{240 \text{ k}\Omega} = 47.08 \text{ }\mu\text{A}$$


$$I_{C_Q} = \beta I_{B_Q} = (50)(47.08 \text{ }\mu\text{A}) = 2.35 \text{ mA}$$

$$\begin{aligned} V_{CE_Q} &= V_{CC} - I_C R_C \\ &= 12 \text{ V} - (2.35 \text{ mA})(2.2 \text{ k}\Omega) \\ &= 6.83 \text{ V} \end{aligned}$$


$$V_B = V_{BE} = 0.7 \text{ V}$$

$$V_C = V_{CE} = 6.83 \text{ V}$$

$$\begin{aligned} V_{BC} &= V_B - V_C = 0.7 \text{ V} - 6.83 \text{ V} \\ &= -6.13 \text{ V} \end{aligned}$$



**Example 2** Given the load line of Figure below and the defined  $Q$ -point, determine the required values of  $V_C$ ,  $R_C$ , and  $R_B$  for a fixed-bias configuration.



**Example 2** Given the load line of Figure below and the defined  $Q$ -point, determine the required values of  $V_C$ ,  $R_C$ , and  $R_B$  for a fixed-bias configuration.

**Solution:**


$$V_{CE} = V_{CC} = \mathbf{20\text{ V}} \text{ at } I_C = 0 \text{ mA}$$

$$I_C = \frac{V_{CC}}{R_C} \text{ at } V_{CE} = 0 \text{ V}$$

$$R_C = \frac{V_{CC}}{I_C} = \frac{20 \text{ V}}{10 \text{ mA}} = \mathbf{2 \text{ k}\Omega}$$


$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{20 \text{ V} - 0.7 \text{ V}}{25 \mu\text{A}} = \mathbf{772 \text{ k}\Omega}$$



# Emitter-Bias Configuration

The **dc bias** network of contains an **emitter resistor** to **improve the stability level** over that of the fixed-bias configuration.




BJT bias circuit with emitter resistor



# Emitter-Bias Configuration

The **dc bias** network of contains an **emitter resistor** to **improve the stability level** over that of the fixed-bias configuration.



BJT bias circuit with emitter resistor

دائرة انحياز لتشغيل الترانزستور  
يجب ان تكون مستقرة ولا تتأثر  
بالحرارة او اي تغيرات تطرأ على  
مقدار بيتا، حتى يكون التكبير فقط  
للاشارة الداخلة

أهم المزايا التي تميز هذا التوصيل

# The analysis of **Emitter-Bias** Configuration

## Base-Emitter Loop

Apply Kirchhoff's voltage law

$$-V_{CC} + I_B R_B + V_{BE} + I_E R_E = 0$$


from  $I_E = (\beta + 1)I_B$

$$-V_{CC} + I_B R_B + V_{BE} + (\beta + 1)I_B R_E = 0$$

$$I_B(R_B + (\beta + 1)R_E) - V_{CC} + V_{BE} = 0$$

$$I_B(R_B + (\beta + 1)R_E) = V_{CC} - V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E}$$



# The analysis of **Emitter-Bias Configuration**

## Collector–Emitter Loop

The magnitude of the **collector current**  $I_C$

$$I_C = \beta I_B$$

$$I_C = \frac{\beta(V_{CC} - V_{BE})}{R_B + (\beta + 1)R_E}$$


Apply Kirchhoff's voltage law to find  $V_{CE}$

$$+I_E R_E + V_{CE} + I_C R_C - V_{CC} = 0$$

$$I_E \cong I_C$$

$$V_{CE} - V_{CC} + I_C(R_C + R_E) = 0$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$









# Outline of Presentation

2. Emitter Bias

**3. VOLTAGE-DIVIDER BIAS**

- Exact Analysis
- Approximate Analysis

- Examples


4

**4. Collector Feedback Bias**

- Examples

# Emitter-Bias Configuration


The **dc bias** network of contains an **emitter resistor** to **improve the stability level** over that of the fixed-bias configuration.



BJT bias circuit with emitter resistor

# Emitter-Bias Configuration

The **dc bias** network of contains an **emitter resistor** to **improve the stability level** over that of the fixed-bias configuration.



BJT bias circuit with emitter resistor

دائرة انحياز لتشغيل الترانزستور  
يجب ان تكون مستقرة ولا تتأثر  
بالحرارة او اي تغيرات تطرأ على  
مقدار بيتا، حتى يكون التكبير فقط  
للاشارة الداخلة

أهم المزايا التي تميز هذا التوصيل



# The analysis of **Emitter-Bias** Configuration

## Base-Emitter Loop

Apply Kirchhoff's voltage law

$$-V_{CC} + I_B R_B + V_{BE} + I_E R_E = 0$$


from  $I_E = (\beta + 1)I_B$

$$-V_{CC} + I_B R_B + V_{BE} + (\beta + 1)I_B R_E = 0$$

$$I_B(R_B + (\beta + 1)R_E) - V_{CC} + V_{BE} = 0$$

$$I_B(R_B + (\beta + 1)R_E) = V_{CC} - V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E}$$



# The analysis of **Emitter-Bias Configuration**

## Collector–Emitter Loop

The magnitude of the **collector current**  $I_C$

$$I_C = \beta I_B$$

$$I_C = \frac{\beta(V_{CC} - V_{BE})}{R_B + (\beta + 1)R_E}$$


Apply Kirchhoff's voltage law to find  $V_{CE}$

$$+I_E R_E + V_{CE} + I_C R_C - V_{CC} = 0$$



$$I_E \cong I_C$$

$$V_{CE} - V_{CC} + I_C(R_C + R_E) = 0$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$



The voltages  $V_B$ ,  $V_C$ ,  $V_E$  with respect to **the ground**




The voltage at the base  $V_B$  is the voltage from Base to ground and is determine by

$$V_B = V_{CC} - I_B R_B$$

or

$$V_B = V_{BE} + V_E$$

## The voltages $V_B$ , $V_C$ , $V_E$ with respect to the ground




The voltage at the base  $V_B$  is the voltage from Base to ground and is determined by

$$V_B = V_{CC} - I_B R_B$$

or

$$V_B = V_{BE} + V_E$$



The voltage  $V_E$  is the voltage from emitter to ground and is determined by

$$V_E = I_E R_E \quad \text{or} \quad V_E = I_E R_E \cong I_C R_E$$

The voltage from  $V_C$  collector to ground can be determined from

$$V_C = V_{CE} + V_E$$

or


$$V_C = V_{CC} - I_C R_C$$



## Determining $I_{C_{sat}}$ for the Emitter-bias configuration

The collector saturation level or maximum collector current for an emitter-bias design can be determined by applying a short circuit between the collector-emitter terminals and the resulting collector current

$$I_{C_{sat}} = \frac{V_{CC}}{R_C + R_E}$$



Determining  $I_{C_{sat}}$  for the

# Load-Line Analysis for the Emitter-bias configuration


The load-line analysis of the emitter-bias network is only slightly different from that encountered for the fixed-bias configuration.

The level of  $I_{BQ}$  as determined by

$$I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E}$$

The collector-emitter loop equation that defines the load line is

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$



Load line for the emitter-bias configuration

# Load-Line Analysis for the Emitter-bias configuration

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$


Choosing  $I_C = 0$  mA gives

$$V_{CE} = V_{CC} \big|_{I_C=0 \text{ mA}}$$

Choosing  $V_{CE} = 0$  V gives

$$I_C = \frac{V_{CC}}{R_C + R_E} \big|_{V_{CE}=0 \text{ V}}$$

Different levels of  $I_{BQ}$  will move the Q-point up or down the load line.



Load line for the emitter-bias configuration



# Voltage-Divider Bias Configuration

In the previous bias configurations the bias current  $I_{CQ}$  and voltage  $V_{CEQ}$  were a function of the current gain  $\beta$  of the transistor.

## Fixed-Bias Configuration

$$I_C = \frac{\beta(V_{CC} - V_{BE})}{R_B}$$

$$V_{CE} = V_{CC} - I_C R_C$$

## Emitter-Bias Configuration

$$I_C = \frac{\beta(V_{CC} - V_{BE})}{R_B + (\beta + 1)R_E}$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

Because  $\beta$  is **temperature sensitive**, especially for silicon transistor. Also, because the actual value of  $\beta$  is usually not well defined.


It is desirable to develop a bias circuit that is less dependent on  $\beta$ .



# VOLTAGE-DIVIDER BIAS

There are two methods that can be applied to analyze the voltage divider configuration.

1. The **exact** method
2. The **approximate** method




# Voltage-Divider Bias Configuration

In the previous bias configurations the bias current  $I_{CQ}$  and voltage  $V_{CEQ}$  were a function of the current gain  $\beta$  of the transistor.

## Fixed-Bias Configuration


$$I_C = \frac{\beta(V_{CC} - V_{BE})}{R_B}$$

$$V_{CE} = V_{CC} - I_C R_C$$



# Voltage-Divider Bias Configuration

In the previous bias configurations the bias current  $I_{CQ}$  and voltage  $V_{CEQ}$  were a function of the current gain  $\beta$  of the transistor.



## Emitter-Bias Configuration

$$I_C = \frac{\beta(V_{CC} - V_{BE})}{R_B + (\beta + 1)R_E}$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

# Voltage-Divider Bias Configuration

In the previous bias configurations the bias current  $I_{CQ}$  and voltage  $V_{CEQ}$  were a function of the current gain  $\beta$  of the transistor.

## Fixed-Bias Configuration

$$I_C = \frac{\beta(V_{CC} - V_{BE})}{R_B}$$

$$V_{CE} = V_{CC} - I_C R_C$$

## Emitter-Bias Configuration

$$I_C = \frac{\beta(V_{CC} - V_{BE})}{R_B + (\beta + 1)R_E}$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

Because  $\beta$  is **temperature sensitive**, especially for silicon transistor. Also, because the actual value of  $\beta$  is usually not well defined.

It is desirable to develop a bias circuit that is less dependent on  $\beta$ .


**The voltage-divider bias configuration is such a network.**



# Voltage-Divider Bias Configuration

If the circuit parameters are properly chosen, the resulting levels of  $I_{CQ}$  and  $V_{CEQ}$  can be almost totally independent of  $\beta$ .

The level of  $I_{BQ}$  will change with the change in  $\beta$ , but the operating point on the characteristics defined by  $I_{CQ}$  and  $V_{CEQ}$  can remain fixed.




the Q-point for the voltage-divider bias configuration



# VOLTAGE-DIVIDER BIAS

There are two methods that can be applied to analyze the voltage divider configuration.

1. The **exact** method
2. The **approximate** method




# Exact Analysis:



## Exact Analysis :

Base emitter loop


Base collector loop





# VOLTAGE DIVIDER BIAS CIRCUIT

- 2<sup>nd</sup> step: : Simplified circuit using **Thevenin Theorem**




**From Thevenin Theorem;**

$$R_{TH} = R_1 // R_2 = \frac{R_1 \times R_2}{R_1 + R_2}$$

$$V_{TH} = \frac{R_2}{R_1 + R_2} V_{CC}$$

# VOLTAGE DIVIDER BIAS CIRCUIT

- 2<sup>nd</sup> step: Locate 2 main loops.



# Analysis of Voltage-Divider Bias Configuration


$I_{BQ}$  can be determined by first applying Kirchhoff's voltage law in the clockwise direction for the loop indicated:

$$-E_{Th} + I_B R_{Th} + V_{BE} + I_E R_E = 0$$

Substituting

$$I_E = (\beta + 1)I_B$$

$$I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (\beta + 1)R_E}$$



The Thevenin network

Once  $I_B$  is known, the remaining quantities of the network can be found in the same manner as developed for the emitter-bias configuration. That is,

$$I_C = \frac{\beta(V_{Th} - V_{BE})}{R_{Th} + (\beta + 1)R_E}$$

and

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

The remaining equations for  $V_E$ ,  $V_C$ , and  $V_B$  are also the same as obtained for the emitter-bias configuration.

**Example:** Determine the DC bias voltage  $V_{CE}$  and the current  $I_C$  for the voltage divider configuration of Figure 4.

**Solution:**

$$R_{Th} = R_1 \parallel R_2$$

$$= \frac{(39 \text{ k}\Omega)(3.9 \text{ k}\Omega)}{39 \text{ k}\Omega + 3.9 \text{ k}\Omega} = 3.55 \text{ k}\Omega$$

$$E_{Th} = \frac{R_2 V_{CC}}{R_1 + R_2}$$

$$= \frac{(3.9 \text{ k}\Omega)(22 \text{ V})}{39 \text{ k}\Omega + 3.9 \text{ k}\Omega} = 2 \text{ V}$$

$$I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (\beta + 1)R_E}$$

$$= \frac{2 \text{ V} - 0.7 \text{ V}}{3.55 \text{ k}\Omega + (101)(1.5 \text{ k}\Omega)} = \frac{1.3 \text{ V}}{3.55 \text{ k}\Omega + 151.5 \text{ k}\Omega}$$

$$= 8.38 \mu\text{A}$$

$$I_C = \beta I_B$$

$$= (100)(8.38 \mu\text{A})$$


$$= 0.84 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

$$= 22 \text{ V} - (0.84 \text{ mA})(10 \text{ k}\Omega + 1.5 \text{ k}\Omega)$$

$$= 22 \text{ V} - 9.66 \text{ V}$$

$$= 12.34 \text{ V}$$




## Example:

Repeat the exact analysis of the previous example if  $\beta$  is reduced to 50 and compare solutions for  $I_{CQ}$  and  $V_{CEQ}$

$$R_{Th} = R_1 \parallel R_2$$
$$= \frac{(39 \text{ k}\Omega)(3.9 \text{ k}\Omega)}{39 \text{ k}\Omega + 3.9 \text{ k}\Omega} = 3.55 \text{ k}\Omega$$

$$E_{Th} = \frac{R_2 V_{CC}}{R_1 + R_2}$$

$$= \frac{(3.9 \text{ k}\Omega)(22 \text{ V})}{39 \text{ k}\Omega + 3.9 \text{ k}\Omega} = 2 \text{ V}$$





## Solution:

$$I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (\beta + 1)R_E}$$

$$= \frac{2\text{ V} - 0.7\text{ V}}{3.55\text{ k}\Omega + (51)(1.5\text{ k}\Omega)}$$

$$= \frac{1.3\text{ V}}{3.55\text{ k}\Omega + 76.5\text{ k}\Omega} = 16.24\text{ }\mu\text{A}$$

$$I_C = \beta I_B$$

$$= (50)(16.24\text{ }\mu\text{A}) = \mathbf{0.81\text{ mA}}$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

$$= 22\text{ V} - (0.81\text{ mA})(10\text{ k}\Omega + 1.5\text{ k}\Omega)$$



$$= \mathbf{12.69\text{ V}}$$

## Effect of $\beta$ variation on the response of the voltage-divider configuration

$\beta$	$I_{C_Q} \text{ (mA)}$	$V_{CE_Q} \text{ (V)}$
100	0.84 mA	12.34 V
50	0.81 mA	12.69 V


The results clearly show the **relative insensitivity** of the circuit to the **change in  $\beta$** . Even though  $\beta$  is drastically cut in half, from 100 to 50, the levels of  $I_{CQ}$  and  $V_{CEQ}$  are essentially the same.

## Approximate analysis:





**Example:** Repeat the analysis of figure using the approximate technique and compare solutions for  $I_{CQ}$  and  $V_{CEQ}$ .



**Example:** Repeat the analysis of figure using the approximate technique and compare solutions for  $I_{CQ}$  and  $V_{CEQ}$ .

## Solution:

$$\beta R_E \geq 10R_2$$


$$(100)(1.5 \text{ k}\Omega) \geq 10(3.9 \text{ k}\Omega)$$

$$150 \text{ k}\Omega \geq 39 \text{ k}\Omega \text{ (satisfied)}$$

$$\begin{aligned} V_B &= \frac{R_2 V_{CC}}{R_1 + R_2} \\ &= \frac{(3.9 \text{ k}\Omega)(22 \text{ V})}{39 \text{ k}\Omega + 3.9 \text{ k}\Omega} \\ &= 2 \text{ V} \end{aligned}$$

$$\begin{aligned} V_E &= V_B - V_{BE} \\ &= 2 \text{ V} - 0.7 \text{ V} \\ &= 1.3 \text{ V} \end{aligned}$$


$$I_{CQ} \cong I_E = \frac{V_E}{R_E} = \frac{1.3 \text{ V}}{1.5 \text{ k}\Omega} = 0.867 \text{ mA}$$




compared to 0.84 mA with the exact analysis. Finally,

$$\begin{aligned} V_{CEQ} &= V_{CC} - I_C(R_C + R_E) \\ &= 22 \text{ V} - (0.867 \text{ mA})(10 \text{ k}\Omega + 1.5 \text{ k}\Omega) \\ &= 22 \text{ V} - 9.97 \text{ V} \\ &= 12.03 \text{ V} \end{aligned}$$

**Home work:** Determine  $V_{CE}$  and  $I_C$  in the voltage-divider biased transistor circuit. Assume  $\beta_{DC} = 50$  and  $I_E = I_B + I_C$ .



## Collector feedback Bias



## Collector feedback Bias


$$\begin{aligned}V_{CC} &= V_{RC} + V_{RB} + V_{BE} \\&= (I_C + I_B)R_C + I_B R_B + V_{BE} \\&= \beta_{DC} I_B R_C + I_B R_C + I_B R_B + V_{BE} \\&= (\beta_{DC} + 1)I_B R_C + I_B R_B + V_{BE}\end{aligned}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta_{DC} + 1)R_C}$$


$$I_{CQ} = \frac{\beta_{DC} (V_{CC} - V_{BE})}{R_B + (\beta_{DC} + 1)R_C}$$

$$\begin{aligned}V_{CEQ} &= V_{CC} - (I_{CQ} + I_B)R_C \\&\approx V_{CC} - I_{CQ}R_C ; \beta_{DC} \gg 1\end{aligned}$$

$$\therefore V_{CE} \approx V_{CC} - I_C R_C$$



**Example :** Calculate the Q-point values ( $I_C$  and  $V_{CE}$ ) for this circuit



**Example :** Calculate the Q-point values ( $I_C$  and  $V_{CE}$ ) for this circuit

**Solution:**

at Q - point :

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta_{DC} + 1)R_C} = \frac{10 - 0.7}{100 + (100 + 1)} = 8.38 \mu A$$

$$I_C = \frac{\beta_{DC}(V_{CC} - V_{BE})}{R_B + (\beta_{DC} + 1)R_C} = 100 \times 8.38 \mu A = 0.838 \text{ mA}$$

$$V_{CE} = V_{CC} - (I_C + I_B)R_C = 10 - (0.838 + 0.00838) \times 10 = 1.536 \text{ V}$$

$\therefore$  Q - point is at  $I_C = 0.838 \text{ mA}$  and  $V_{CE} = 1.536 \text{ V}$

at cut off and saturation mode :


$$\text{As } V_{CE} = V_{CC} - (I_C + I_B)R_C$$

But we usually assume that  $I_C \gg I_B$  to find  $I_{C(\text{sat})}$  and  $V_{CE(\text{cutoff})}$

$$\text{Therefore } V_{CE} \approx V_{CC} - I_C R_C$$

$$\therefore I_{C(\text{sat})} = \frac{V_{CC}}{R_C} = 1 \text{ mA}$$

$$V_{CE(\text{cutoff})} = V_{CC} = 10 \text{ V}$$








Ninevah University  
College of Electronics Engineering  
Department of Systems and Control



# Electronic I

## Lecture 5

### AC analysis of BJT



2<sup>nd</sup> Class

by  
Rafal Raed Mahmood Alshaker



# AC analysis of BJT

# Outlines of Presentation



## BJT Transistor Modeling

- Hybrid equivalent model
- $r_e$  model



## Important Parameters

- Input Impedance  $Z_i$
- Output Impedance  $Z_o$
- Voltage gain  $A_v$ :
- current gain  $A_i$
- Phase Relationship



## THE $r_e$ TRANSISTOR MODEL

- Common Base Configuration
- Common Emitter Configuration
- Common Collector Configuration


# BJT Transistor Modeling



**A model** is a combination of circuit elements, properly chosen, that best approximates the actual behavior of a semiconductor device under specific operating conditions.

There are **2 models** commonly used in small signal AC analysis of a transistor:



- Hybrid equivalent model
- re model





## BJT Transistor Modeling

The ac equivalent of a transistor network is obtained by:

1. Setting all dc sources to zero and replacing them by a short-circuit equivalent
2. Replacing all capacitors by a short-circuit equivalent
3. Removing all elements bypassed by the short-circuit equivalents introduced by steps 1 and 2
4. Redrawing the network in a more convenient and logical form




Defining the important parameters of any system.





## Important Parameters

$Z_i$ ,  $Z_o$ ,  $A_v$ ,  $A_i$  are important parameters for the analysis of the AC characteristics of a transistor circuit.




# Input Impedance $Z_i$

To determine  $I_i$  insert a “sensing resistor”

$$Z_i = \frac{V_i}{I_i}$$

then calculate  $I_i$ :


$$I_i = \frac{V_s - V_i}{R_{\text{sense}}}$$



The input impedance of a BJT transistor amplifier can vary from a few ohms to megohms.


**Example:** For the system of Figure 1 determine the level of input impedance.

**Solution:**



**Example:** For the system of Figure 1 determine the level of input impedance.

**Solution:**



$$I_i = \frac{V_s - V_i}{R_{sense}} = \frac{2 \text{ mV} - 1.2 \text{ mV}}{1 \text{ k}\Omega} = \frac{0.8 \text{ mV}}{1 \text{ k}\Omega} = 0.8 \text{ }\mu\text{A}$$


$$Z_i = \frac{V_i}{I_i} = \frac{1.2 \text{ mV}}{0.8 \text{ }\mu\text{A}} = 1.5 \text{ k}\Omega$$

# Output Impedance $Z_o$

The output impedance is determined at the output terminals looking back into the system with the applied signal set to zero.

$$I_o = \frac{V - V_o}{R_{\text{sense}}}$$

$$Z_o = \frac{V_o}{I_o}$$




The output impedance of a BJT transistor amplifier is resistive in nature and depending on the configuration and the placement of the resistive elements,  $Z_o$ , can vary from a few ohms to a level that can exceed 2 M $\Omega$ .

**Example:**

Determine the level of output impedance

**Solution:**




### Example:

Determine the level of output impedance

### Solution:

$$I_o = \frac{V - V_o}{R_{\text{sense}}} = \frac{1 \text{ V} - 680 \text{ mV}}{20 \text{ k}\Omega} = \frac{320 \text{ mV}}{20 \text{ k}\Omega} = 16 \text{ }\mu\text{A}$$
$$Z_o = \frac{V_o}{I_o} = \frac{680 \text{ mV}}{16 \text{ }\mu\text{A}} = 42.5 \text{ k}\Omega$$





# Voltage gain $A_v$ :

For the transistor amplifier, the no load voltage gain is **greater** than the loaded voltage gain


$$A_v = \frac{V_o}{V_i}$$

$$V_i = \frac{Z_i V_s}{Z_i + R_s}$$

$$\frac{V_i}{V_s} = \frac{Z_i}{Z_i + R_s}$$


$$A_{v_s} = \frac{V_o}{V_s} = \frac{V_i}{V_s} \cdot \frac{V_o}{V_i}$$

$$A_{v_s} = \frac{V_o}{V_s} = \frac{Z_i}{Z_i + R_s} A_{v_{NL}}$$



**Example:** For the BJT amplifier of Figure 2, determine


- (a)  $V_i$ .
- (b)  $I_i$ .
- (c)  $Z_i$ .
- (d)  $A_{v_s}$ .



**Solution:**

**Example:** For the BJT amplifier of Figure 2, determine

- (a)  $V_i$ .
- (b)  $I_i$ .
- (c)  $Z_i$ .
- (d)  $A_{v_s}$ .



**Solution:**

$$(a) \ A_{v_{NL}} = \frac{V_o}{V_i} \text{ and } V_i = \frac{V_o}{A_{v_{NL}}} = \frac{7.68 \text{ V}}{320} = \mathbf{24 \text{ mV}}$$

$$(b) \ I_i = \frac{V_s - V_i}{R_s} = \frac{40 \text{ mV} - 24 \text{ mV}}{1.2 \text{ k}\Omega} = \mathbf{13.33 \ \mu\text{A}}$$

$$(c) \ Z_i = \frac{V_i}{I_i} = \frac{24 \text{ mV}}{13.33 \ \mu\text{A}} = \mathbf{1.8 \text{ k}\Omega}$$

$$(d) \ A_{v_s} = \frac{Z_i}{Z_i + R_s} A_{v_{NL}} \\ = \frac{1.8 \text{ k}\Omega}{1.8 \text{ k}\Omega + 1.2 \text{ k}\Omega} (320) \\ = \mathbf{192}$$


## current gain $A_i$

$$A_i = \frac{I_o}{I_i}$$

$$I_i = \frac{V_i}{Z_i} \quad \text{and} \quad I_o = -\frac{V_o}{R_L}$$


$$A_i = \frac{I_o}{I_i} = -\frac{V_o/R_L}{V_i/Z_i} = -\frac{V_o Z_i}{V_i R_L}$$

$$A_i = -A_v \frac{Z_i}{R_L}$$



# THE *re* TRANSISTOR MODEL

- The *re* model employs a diode and controlled current source to duplicate the behavior of a transistor in the region of interest. BJT transistor amplifiers are referred to as current-controlled devices.





# Common Base Configuration

The ac resistance of a diode can be determined by the equation


$$r_e = \frac{26 \text{ mV}}{I_E}$$

$$Z_i = r_{e_{CB}}$$

For the output impedance, if we set the signal to zero, then mean  $I_e = 0 \text{ A}$  and  $I_c = 0$  where  $I_c = \alpha I_e = \alpha (0 \text{ A}) = 0 \text{ A}$  resulting in an open-circuit equivalence at the output terminals.

$$Z_o \cong \infty \Omega$$

CB



# Common Base Configuration

$$r_e = \frac{26 \text{ mV}}{I_E}$$

$$Z_i = r_{e_{CB}}$$

$$Z_o \cong \infty \Omega$$

CB

$$V_o = -I_o R_L = -(-I_c) R_L = \alpha I_e R_L$$

$$V_i = I_e Z_i = I_e r_e$$

$$A_v = \frac{V_o}{V_i} = \frac{\alpha I_e R_L}{I_e r_e}$$



$$A_v = \frac{\alpha R_L}{r_e} \cong \frac{R_L}{r_e}$$

CB

$$A_i = \frac{I_o}{I_i} = \frac{-I_c}{I_e} = -\frac{\alpha I_e}{I_e}$$

$$A_i = -\alpha \cong -1$$



CB



**Example :** For a common-base configuration of Figure below. with  $I_E=4$  mA,  $\alpha=0.98$ , and an ac signal of 2 mV applied between the base and emitter terminals:

- (a) Determine the input impedance.
- (b) Calculate the voltage gain if a load of 0.56 k $\Omega$  is connected to the output terminals.
- (c) Find the output impedance and current gain.

$$r_e = \frac{26 \text{ mV}}{I_E}$$





**Example :** For a common-base configuration of Figure below. with  $I_E=4\text{ mA}$ ,  $\alpha=0.98$ , and an ac signal of  $2\text{ mV}$  applied between the base and emitter terminals:

(a) Determine the input impedance.

(b) Calculate the voltage gain if a load of  $0.56\text{ k}\Omega$  is connected to the output terminals.

(c) Find the output impedance and current gain.

**Solution:**

$$(a) \quad r_e = \frac{26\text{ mV}}{I_E} = \frac{26\text{ mV}}{4\text{ mA}} = 6.5\ \Omega$$

$$(b) \quad I_i = I_e = \frac{V_i}{Z_i} = \frac{2\text{ mV}}{6.5\ \Omega} = 307.69\ \mu\text{A}$$



$$V_o = I_c R_L = \alpha I_e R_L = (0.98)(307.69\ \mu\text{A})(0.56\text{ k}\Omega) = 168.86\text{ mV}$$

$$\text{and } A_v = \frac{V_o}{V_i} = \frac{168.86\text{ mV}}{2\text{ mV}} = 84.43$$



$$A_v = \frac{\alpha R_L}{r_e} = \frac{(0.98)(0.56\text{ k}\Omega)}{6.5\ \Omega} = 84.43$$

$$(c) \quad Z_o \cong \infty\ \Omega$$

$$A_i = \frac{I_o}{I_i} = -\alpha = -0.98$$



# Common Base Configuration



$$Z_i = R_E \parallel r_e$$

$$Z_o = R_C$$

$$I_e = I_i$$

$$I_o = -\alpha I_e = -\alpha I_i$$

$$A_i = \frac{I_o}{I_i} = -\alpha \cong -1$$

$$V_o = -I_o R_C = -(-I_c) R_C = \alpha I_e R_C$$

$$I_e = \frac{V_i}{r_e}$$



$$V_o = \alpha \left( \frac{V_i}{r_e} \right) R_C$$

$$A_v = \frac{V_o}{V_i} = \frac{\alpha R_C}{r_e} \cong \frac{R_C}{r_e}$$

**Phase Relationship** The fact that  $A_v$  is a positive number shows that  $V_o$  and  $V_i$  are in phase for the common-base configuration.

**Effect of  $r_o$**  For the common-base configuration,  $r_o = 1/h_{ob}$  is typically in the megohm range and sufficiently larger than the parallel resistance  $R_C$  to permit the approximation  $r_o \parallel R_C \cong R_C$ .

# Common Base Configuration



$$Z_i = R_E \parallel r_e$$

$$I_e = I_i$$

$$I_o = -\alpha I_e = -\alpha I_i$$

$$Z_o = R_C$$

$$A_i = \frac{I_o}{I_i} = -\alpha \cong -1$$

$$V_o = -I_o R_C = -(-I_c) R_C = \alpha I_e R_C$$

$$I_e = \frac{V_i}{r_e}$$

$$V_o = \alpha \left( \frac{V_i}{r_e} \right) R_C$$

$$A_v = \frac{V_o}{V_i} = \frac{\alpha R_C}{r_e} \cong \frac{R_C}{r_e}$$

**Phase Relationship** The fact that  $A_v$  is a positive number shows that  $V_o$  and  $V_i$  are in phase for the common-base configuration.

**Effect of  $r_o$**  For the common-base configuration,  $r_o = 1/h_{ob}$  is typically in the megohm range and sufficiently larger than the parallel resistance  $R_C$  to permit the approximation  $r_o \parallel R_C \cong R_C$ .




Ninevah University  
College of Electronics Engineering  
Department of Systems and Control



# Electronic I

## Lecture 6

### AC analysis of BJT



2<sup>nd</sup> Class

by  
Rafal Raed Mahmood Alshaker



# AC analysis of BJT

# Outlines of Presentation



## Common Emitter Configuration




- Input Impedance  $Z_i$
- Output Impedance  $Z_o$
- Voltage gain  $A_v$ :
- current gain  $A_i$
- Phase Relationship
- Example



## Common Collector Configuration



- Voltage gain  $A_v$
- Input Impedance  $Z_i$
- Output Impedance  $Z_o$
- current gain  $A_i$
- Power again

# Common-Emitter BJT Transistor





# Common-emitter BJT transistor



# Common-emitter BJT transistor

$$I_c = \beta I_b$$

$$I_e = I_c + I_b = \beta I_b + I_b$$

$$I_e = (\beta + 1)I_b$$

$$I_e \cong \beta I_b$$



$$Z_i = \frac{V_i}{I_i} = \frac{V_{be}}{I_b}$$

$$V_i = V_{be} = I_e r_e \cong \beta I_b r_e$$




$$Z_i = \frac{V_{be}}{I_b} \cong \frac{\beta I_b r_e}{I_b}$$

$$Z_i \cong \beta r_e$$

CE






# The Input impedance for the common-emitter configuration



$$Z_i = \frac{V_{be}}{I_b} \cong \frac{\beta I_b r_e}{I_b}$$

$$\boxed{Z_i \cong \beta r_e}_{CE}$$

# The output impedance for the common-emitter configuration




$$Z_o = r_o$$

CE

For the common-emitter configuration, typical values of  $Z_o$  are in the range of 40 to 50 k $\Omega$ .

# The voltage gain for the common-emitter configuration



## The voltage gain for the common-emitter configuration


$$V_o = -I_o R_L = -I_c R_L = -\beta I_b R_L$$

$$V_i = I_i Z_i = I_b \beta r_e$$

$$A_v = \frac{V_o}{V_i} = -\frac{\beta I_b R_L}{I_b \beta r_e}$$

$$A_v = -\frac{R_L}{r_e}$$


$$CE, r_o = \infty \Omega$$



# The Current gain for the common-emitter configuration

$$A_i = \frac{I_o}{I_i} = \frac{I_c}{I_b} = \frac{\beta I_b}{I_b}$$

$$A_i = \beta \quad CE, r_o = \infty \Omega$$



**EXAMPLE:** Given  $\beta = 120$  and  $I_E = 3.2 \text{ mA}$  for a common-emitter configuration with  $r_o = \infty \Omega$  **determine:**

- (a)  $Z_i$ .
- (b)  $A_v$  if a load of  $2 \text{ k}\Omega$  is applied.
- (c)  $A_i$  with the  $2 \text{ k}\Omega$  load.

**Solution:**



**EXAMPLE:** Given  $\beta = 120$  and  $I_E = 3.2 \text{ mA}$  for a common-emitter configuration with  $r_o = \infty \Omega$  **determine:**

(a)  $Z_i$ .

(b)  $A_v$  if a load of  $2 \text{ k}\Omega$  is applied.

(c)  $A_i$  with the  $2 \text{ k}\Omega$  load.

**Solution:**



$$(a) \quad r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{3.2 \text{ mA}} = 8.125 \Omega$$
$$\text{and } Z_i = \beta r_e = (120)(8.125 \Omega) = \mathbf{975 \Omega}$$

$$(b) \quad A_v = -\frac{R_L}{r_e} = -\frac{2 \text{ k}\Omega}{8.125 \Omega} = \mathbf{-246.15}$$

$$(c) \quad A_i = \frac{I_o}{I_i} = \beta = \mathbf{120}$$

# Common-Collector Configuration.

- This is also known as the common-collector configuration.
- The input is applied to the base and the output is taken from the emitter.
- There is no phase shift between input and output



**Voltage gain:**

$$A_v = \frac{V_o}{V_i} = \frac{R_E}{R_E + r_e}$$


$$A_v = \frac{V_o}{V_i} \simeq 1 \mid_{R_E \gg r_e, R_E + r_e \simeq R_E}$$

**Current gain:**


$$A_i \simeq - \frac{\beta R_B}{R_B + Z_b}$$

**Current gain from voltage gain:**

$$A_i = - A_v \frac{Z_i}{R_E}$$



# The voltage gain for the common-collector configuration



# The voltage gain for the common-collector configuration

$$A_v = V_o / V_{in}$$


$$V_o = I_e R_E = (1 + \beta) I_b R_E$$

$$V_{in} = I_b \beta r_e + I_e R_E$$


$$A_v = R_E / (R_E + r_e)$$

$$R_E \gg r_e$$

$$A_v = 1$$



# The Input Resistance for the common-collector configuration



# The Input Resistance for the common-collector configuration

$$Z_{in} = V_{in} / I_{in}$$


$$V_{in} = I_b \beta r_e + I_e R_E$$

$$I_{in} = I_b$$


$$Z_{in} = (\beta r_e + \beta R_E) = \beta (r_e + R_E) = \beta R_E$$

$$V_{in} = (I_b \beta r_e + I_b (\beta + 1) R_E)$$

If  $R_E \gg r_e$  then the input resistance at the base is simplified to  $\beta R_E$




## Output Resistance (homework)





## Current Gain $A_i$




## Current Gain $A_i$

$$A_i = I_O / I_{in}$$

$$I_O = I_e = (1 + \beta) I_b \approx \beta I_b$$

$$I_{in} = I_b$$

$$A_i \approx \beta$$




# Power Gain

The common-collector power gain is the product of the voltage gain and the current gain. For the emitter-follower, the power gain is approximately equal to the current gain because the voltage gain is approximately 1.

$$A_G = A_v * A_i$$


$$A_v \approx 1$$

$$A_G \approx A_i$$






Ninevah University  
College of Electronics Engineering  
Department of Systems and Control



# Electronic I

## Lecture 6 part 2



2<sup>nd</sup> Class

by  
Rafal Raed Mahmood Alshaker

# Outline of Presentation

- **The Common-collector Amplifier**


- **Example**

**Common Base Configuration**

- **Example**

# The Common-collector Amplifier


■ The **common-collector** (CC) amplifier is usually referred to as an **emitter-follower** (EF). The input is applied to the base through a coupling capacitor, and the output is at the emitter (**no phase change between input and output**). The **voltage gain** of a CC amplifier is approximately **1**, and its main advantages are its **high input resistance and current gain**. The **high input resistance** is very useful to minimize the loading effect specially when circuit is driving a **low-resistance load** → CC amplifier is used as **a Buffer**.



**Example:** : For the emitter-follower

network of Fig.below, determine:

- (a)  $r_e$ .
- (b)  $Z_i$ .
- (c)  $Z_o$ .
- (d)  $A_v$ .
- (e)  $A_i$ .
- (f) Repeat parts (b) through (e) with  $r_o = 25 \text{ k}\Omega$  and compare results.



### Solution

$$\begin{aligned} \text{(a)} \quad I_B &= \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E} \\ &= \frac{12 \text{ V} - 0.7 \text{ V}}{220 \text{ k}\Omega + (101)3.3 \text{ k}\Omega} = 20.42 \text{ }\mu\text{A} \end{aligned}$$

$$\begin{aligned} I_E &= (\beta + 1)I_B \\ &= (101)(20.42 \text{ }\mu\text{A}) = 2.062 \text{ mA} \end{aligned}$$

$$r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{2.062 \text{ mA}} = 12.61 \text{ }\Omega$$

$$\begin{aligned} \text{(b)} \quad Z_b &= \beta r_e + (\beta + 1)R_E \\ &= (100)(12.61 \text{ }\Omega) + (101)(3.3 \text{ k}\Omega) \\ &= 1.261 \text{ k}\Omega + 333.3 \text{ k}\Omega \\ &= 334.56 \text{ k}\Omega \cong \beta R_E \end{aligned}$$

$$\begin{aligned} Z_i &= R_B \parallel Z_b = 220 \text{ k}\Omega \parallel 334.56 \text{ k}\Omega \\ &= 132.72 \text{ k}\Omega \end{aligned}$$

$$\begin{aligned} \text{(c)} \quad Z_o &= R_E \parallel r_e = 3.3 \text{ k}\Omega \parallel 12.61 \text{ }\Omega \\ &= 12.56 \text{ }\Omega \cong r_e \end{aligned}$$



$$(d) \quad A_v = \frac{V_o}{V_i} = \frac{R_E}{R_E + r_e} = \frac{3.3 \text{ k}\Omega}{3.3 \text{ k}\Omega + 12.61 \text{ }\Omega} = 0.996 \cong 1$$

$$(e) \quad A_i \cong -\frac{\beta R_B}{R_B + Z_b} = -\frac{(100)(220 \text{ k}\Omega)}{220 \text{ k}\Omega + 334.56 \text{ k}\Omega} = -39.67$$

$$A_i = -A_v \frac{Z_i}{R_E} = -(0.996) \left( \frac{132.72 \text{ k}\Omega}{3.3 \text{ k}\Omega} \right) = -40.06$$


Home work: For the network of Fig below:

(a) Determine the type of configuration.

(b) Determine  $r_e$  and  $\beta r_e$ .

(c) Find  $Z_i$  and  $Z_o$ .


(d) Calculate  $A_v$  and  $A_i$ .




## The Common-Base Amplifier

■ The common-base (CB) amplifier provides high voltage gain with a maximum current gain of 1. Since it has a low input resistance.



■ A typical **common-base** amplifier is shown in figure below. The base is the common terminal and is at ac ground because of capacitor  $C_2$ . The input signal is capacitively coupled to the emitter. The output is capacitively coupled from the collector to a load resistor.



(a) Complete circuit with load




# The Common-Base Amplifier characteristic curve



**Example:**

For the network of Figure below, determine:


- (a)  $r_e$ .
- (b)  $Z_i$ .
- (c)  $Z_o$ .
- (d)  $A_v$ .
- (e)  $A_i$ .



### Example:

For the network of Figure below, determine:

- (a)  $r_e$ .
- (b)  $Z_i$ .
- (c)  $Z_o$ .
- (d)  $A_v$ .
- (e)  $A_i$ .



### Solution:

$$(a) \quad I_E = \frac{V_{EE} - V_{BE}}{R_E} = \frac{2 \text{ V} - 0.7 \text{ V}}{1 \text{ k}\Omega} = \frac{1.3 \text{ V}}{1 \text{ k}\Omega} = 1.3 \text{ mA}$$


$$r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{1.3 \text{ mA}} = \mathbf{20 \text{ }\Omega}$$

$$\begin{aligned} \text{(b)} \quad Z_i &= R_E \parallel r_e = 1 \text{ k}\Omega \parallel 20 \text{ }\Omega \\ &= \mathbf{19.61 \text{ }\Omega} \cong r_e \end{aligned}$$

$$\text{(c)} \quad Z_o = R_C = \mathbf{5 \text{ k}\Omega}$$


$$\text{(d)} \quad A_v \cong \frac{R_C}{r_e} = \frac{5 \text{ k}\Omega}{20 \text{ }\Omega} = \mathbf{250}$$

$$\text{(e)} \quad A_i = \mathbf{-0.98} \cong -1$$



# Home Work


- For the common-base configuration of Figure below
- (a) Determine  $r_e$ .
- (b) Find  $Z_i$  and  $Z_o$ .
- (c) Calculate  $A_v$  and  $A_i$ .





## Home Work


For the network of Figure below, determine  $A_v$  and  $A_i$ .



	CE	CC	CB
Voltage gain, $A_v$	High $R_C/r'_e$	Low $\cong 1$	High $R_C/r'_e$
Current gain, $A_{i(max)}$	High $\beta_{ac}$	High $\beta_{ac}$	Low $\cong 1$
Power gain, $A_p$	Very high $A_i A_v$	High $\cong A_i$	High $\cong A_v$
Input resistance, $R_{in(max)}$	Low $\beta_{ac} r'_e$	High $\beta_{ac} R_E$	Very low $r'_e$
Output resistance, $R_{out}$	High $R_C$	Very low $(R_s/\beta_{ac}) \parallel R_E$	High $R_C$



Ninevah University  
College of Electronics Engineering  
Department of Systems and Control



# Electronic I


## Lecture 7

### Small-Signal Analysis of Common Emitter Configuration

2<sup>nd</sup> Class


by  
Rafal Raed Mahmood Alshaker

# Outlines of Presentation




## Common Emitter Fixed bias configuration

- Example




## VOLTAGE-DIVIDER BIAS

- Example



## CE Emitter-Bias Configuration (Unbypassed)


- EXAMPLE:






## Collector Feedback Configuration

- EXAMPLE:

## Common Emitter Fixed bias configuration




## Common Emitter Fixed bias configuration



# EXAMPLE:

For the network of Fig.

- (a) Determine  $r_e$ .
- (b) Find  $Z_i$  (with  $r_o = \infty \Omega$ ).
- (c) Calculate  $Z_o$  (with  $r_o = \infty \Omega$ ).
- (d) Determine  $A_v$  (with  $r_o = \infty \Omega$ ).
- (e) Find  $A_i$  (with  $r_o = \infty \Omega$ ).
- (f) Repeat parts (c) through (e) including  $r_o = 50 \text{ k}\Omega$  in all calculations and compare results.



# EXAMPLE:

For the network of Fig

(a) DC analysis:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 \text{ V} - 0.7 \text{ V}}{470 \text{ k}\Omega} = 24.04 \text{ }\mu\text{A}$$

$$I_E = (\beta + 1)I_B = (101)(24.04 \text{ }\mu\text{A}) = 2.428 \text{ mA}$$

$$r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{2.428 \text{ mA}} = \mathbf{10.71 \text{ }\Omega}$$

(b)  $\beta r_e = (100)(10.71 \text{ }\Omega) = 1.071 \text{ k}\Omega$


$$Z_i = R_B \parallel \beta r_e = 470 \text{ k}\Omega \parallel 1.071 \text{ k}\Omega = \mathbf{1.069 \text{ k}\Omega}$$

(c)  $Z_o = R_C = \mathbf{3 \text{ k}\Omega}$

(d)  $A_v = -\frac{R_C}{r_e} = -\frac{3 \text{ k}\Omega}{10.71 \text{ }\Omega} = \mathbf{-280.11}$

(e) Since  $R_B \geq 10\beta r_e$  ( $470 \text{ k}\Omega > 10.71 \text{ k}\Omega$ )


$$A_i \cong \beta = \mathbf{100}$$





# EXAMPLE:

## Solution:



(f)  $Z_o = r_o \parallel R_C = 50 \text{ k}\Omega \parallel 3 \text{ k}\Omega = \mathbf{2.83 \text{ k}\Omega}$  vs.  $3 \text{ k}\Omega$

$$A_v = -\frac{r_o \parallel R_C}{r_e} = \frac{2.83 \text{ k}\Omega}{10.71 \text{ }\Omega} = \mathbf{-264.24}$$
 vs.  $-280.11$

$$A_i = \frac{\beta R_B r_o}{(r_o + R_C)(R_B + \beta r_e)} = \frac{(100)(470 \text{ k}\Omega)(50 \text{ k}\Omega)}{(50 \text{ k}\Omega + 3 \text{ k}\Omega)(470 \text{ k}\Omega + 1.071 \text{ k}\Omega)} \\ = \mathbf{94.13}$$
 vs.  $100$


As a check:

$$A_i = -A_v \frac{Z_i}{R_C} = \frac{-(-264.24)(1.069 \text{ k}\Omega)}{3 \text{ k}\Omega} = \mathbf{94.16}$$

which differs slightly only due to the accuracy carried through the calculations.

# Common emitter voltage divider Configuration

$r_e$  model requires you to determine  $\beta$ ,  $r_e$ , and  $r_o$ .



**Input impedance:**

$$R' = R_1 \parallel R_2$$

$$Z_i = R' \parallel \beta r_e$$

**Output impedance:**

$$Z_o = R_C \parallel r_o$$

$$Z_o \cong R_C \big|_{r_o \geq 10R_C}$$

**Voltage gain:**

$$A_v = \frac{V_o}{V_i} = \frac{-R_C \parallel r_o}{r_e}$$

$$A_v = \frac{V_o}{V_i} \cong -\frac{R_C}{r_e} \big|_{r_o \geq 10R_C}$$

**Current gain:**


$$A_i = \frac{I_o}{I_i} = \frac{\beta R' r_o}{(r_o + R_C)(R' + \beta r_e)}$$

$$A_i = \frac{I_o}{I_i} \cong \frac{\beta R'}{R' + \beta r_e} \big|_{r_o \geq 10R_C}$$

$$A_i = \frac{I_o}{I_i} \cong \beta \big|_{r_o \geq 10R_C, R' \geq 10\beta r_e}$$

**Current gain from voltage gain:**



$$A_i = -A_v \frac{Z_i}{R_C}$$



## EXAMPLE:

For the network of Fig, determine:

- (a)  $r_e$ .
- (b)  $Z_i$ .
- (c)  $Z_o$  (with  $r_o = \infty\Omega$ )
- (d)  $A_v$  (with  $r_o = \infty\Omega$ )
- (e)  $A_i$  (with  $r_o = \infty\Omega$ )
- (f) The parameters of parts (b) through (e) if  $r_o = 50\text{ k}\Omega$  and compare results.



## EXAMPLE:

a. DC: Testing  $\beta R_E > 10R_2$ ,

$$(90)(1.5 \text{ k}\Omega) > 10(8.2 \text{ k}\Omega)$$

$$135 \text{ k}\Omega > 82 \text{ k}\Omega \text{ (satisfied)}$$

Using the approximate approach, we obtain

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC} = \frac{(8.2 \text{ k}\Omega)(22 \text{ V})}{56 \text{ k}\Omega + 8.2 \text{ k}\Omega} = 2.81 \text{ V}$$

$$V_E = V_B - V_{BE} = 2.81 \text{ V} - 0.7 \text{ V} = 2.11 \text{ V}$$

$$I_E = \frac{V_E}{R_E} = \frac{2.11 \text{ V}}{1.5 \text{ k}\Omega} = 1.41 \text{ mA}$$

$$r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{1.41 \text{ mA}} = \mathbf{18.44 \text{ }\Omega}$$

b.  $R' = R_1 \parallel R_2 = (56 \text{ k}\Omega) \parallel (8.2 \text{ k}\Omega) = 7.15 \text{ k}\Omega$

$$Z_i = R' \parallel \beta r_e = 7.15 \text{ k}\Omega \parallel (90)(18.44 \text{ }\Omega) = 7.15 \text{ k}\Omega \parallel 1.66 \text{ k}\Omega = \mathbf{1.35 \text{ k}\Omega}$$

c.  $Z_o = R_C = \mathbf{6.8 \text{ k}\Omega}$



d.  $A_v = -\frac{R_C}{r_e} = -\frac{6.8 \text{ k}\Omega}{18.44 \text{ }\Omega} = \mathbf{-368.76}$

e.  $Z_i = \mathbf{1.35 \text{ k}\Omega}$



$$Z_o = R_C \parallel r_o = 6.8 \text{ k}\Omega \parallel 50 \text{ k}\Omega = \mathbf{5.98 \text{ k}\Omega} \text{ vs. } 6.8 \text{ k}\Omega$$

$$A_v = -\frac{R_C \parallel r_o}{r_e} = -\frac{5.98 \text{ k}\Omega}{18.44 \text{ }\Omega} = \mathbf{-324.3} \text{ vs. } -368.76$$

There was a measurable difference in the results for  $Z_o$  and  $A_v$ , but  $r_o \geq 10R_C$  was *not* satisfied.



## CE Emitter-Bias Configuration (Unbypassed)




# CE Emitter-Bias Configuration (Unbypassed)

## EXAMPLE:

For the network shown in the figure below , without  $C_E$  (unbypassed), determine:

- (a)  $r_e$ .
- (b)  $Z_i$ .
- (c)  $Z_o$ .
- (d)  $A_v$ .
- (e)  $A_i$ .





# CE Emitter-Bias Configuration (Unbypassed)

## EXAMPLE:

For the network shown in the figure below , without  $C_E$  (unbypassed), determine:

- (a)  $r_e$ .
- (b)  $Z_i$ .
- (c)  $Z_o$ .
- (d)  $A_v$ .
- (e)  $A_i$ .



# CE Emitter-Bias Configuration (Unbypassed)

## Solution:

a. DC:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E} = \frac{20 \text{ V} - 0.7 \text{ V}}{470 \text{ k}\Omega + (121)0.56 \text{ k}\Omega} = 35.89 \mu\text{A}$$

$$I_E = (\beta + 1)I_B = (121)(35.89 \mu\text{A}) = 4.34 \text{ mA}$$

and  $r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{4.34 \text{ mA}} = 5.99 \Omega$

b. Testing the condition  $r_o \geq 10(R_C + R_E)$ , we obtain

$$40 \text{ k}\Omega \geq 10(2.2 \text{ k}\Omega + 0.56 \text{ k}\Omega)$$

$$40 \text{ k}\Omega \geq 10(2.76 \text{ k}\Omega) = 27.6 \text{ k}\Omega \text{ (satisfied)}$$

Therefore,

$$Z_b \cong \beta(r_e + R_E) = 120(5.99 \Omega + 560 \Omega) = 67.92 \text{ k}\Omega$$


and

$$Z_i = R_B \parallel Z_b = 470 \text{ k}\Omega \parallel 67.92 \text{ k}\Omega = 59.34 \text{ k}\Omega$$

c.  $Z_o = R_C = 2.2 \text{ k}\Omega$

d.  $r_o \geq 10R_C$  is satisfied. Therefore,

$$A_v = \frac{V_o}{V_i} \cong -\frac{\beta R_C}{Z_b} = -\frac{(120)(2.2 \text{ k}\Omega)}{67.92 \text{ k}\Omega} = -3.89$$





## Home Work

Repeat the analysis of the previous example with CE in place.

### Solution

(a) The dc analysis is the same, and  $r_e = 5.99 \Omega$ .

(b)  $R_E$  is “shorted out” by  $C_E$  for the ac analysis. Therefore,

$$\begin{aligned} Z_i &= R_B \| Z_b = R_B \| \beta r_e = 470 \text{ k}\Omega \| (120)(5.99 \Omega) \\ &= 470 \text{ k}\Omega \| 718.8 \Omega \cong \mathbf{717.70 \Omega} \end{aligned}$$

(c)  $Z_o = R_C = \mathbf{2.2 \text{ k}\Omega}$

$$\begin{aligned} \text{(d) } A_v &= -\frac{R_C}{r_e} \\ &= -\frac{2.2 \text{ k}\Omega}{5.99 \Omega} = \mathbf{-367.28} \quad (\text{a significant increase}) \end{aligned}$$

$$\begin{aligned} \text{(e) } A_i &= \frac{\beta R_B}{R_B + Z_b} = \frac{(120)(470 \text{ k}\Omega)}{470 \text{ k}\Omega + 718.8 \Omega} \\ &= \mathbf{119.82} \end{aligned}$$

# Collector Feedback Configuration

**Input impedance:**

$$Z_i = \frac{r_e}{\frac{1}{\beta} + \frac{R_C}{R_F}}$$

**Output impedance:**

$$Z_o \cong R_C \parallel R_F$$


**Voltage gain:**

$$A_v = \frac{V_o}{V_i} = -\frac{R_C}{r_e}$$


**Current gain:**

$$A_i = \frac{I_o}{I_i} = \frac{\beta R_F}{R_F + \beta R_C}$$

$$A_i = \frac{I_o}{I_i} \cong \frac{R_F}{R_C}$$



- This is a variation of the common-emitter fixed-bias configuration
- Input is applied to the base
- Output is taken from the collector
- There is a 180° phase shift between input and output



# Collector Feedback Configuration

## EXAMPLE:

For the network of Fig. , determine:


(a)  $r_e$ .

(b)  $Z_i$ .

(c)  $Z_o$ .

(d)  $A_v$ .

(e)  $A_i$ .



# Collector Feedback Configuration

## Solution

$$(a) \quad I_B = \frac{V_{CC} - V_{BE}}{R_F + \beta R_C} = \frac{9 \text{ V} - 0.7 \text{ V}}{180 \text{ k}\Omega + (200)2.7 \text{ k}\Omega} = 11.53 \text{ }\mu\text{A}$$

$$I_E = (\beta + 1)I_B = (201)(11.53 \text{ }\mu\text{A}) = 2.32 \text{ mA}$$

$$r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{2.32 \text{ mA}} = \mathbf{11.21 \text{ }\Omega}$$



$$(b) \quad Z_i = \frac{r_e}{\frac{1}{\beta} + \frac{R_C}{R_F}} = \frac{11.21 \text{ }\Omega}{\frac{1}{200} + \frac{2.7 \text{ k}\Omega}{180 \text{ k}\Omega}} = \frac{11.21 \text{ }\Omega}{0.005 + 0.015}$$

$$= \frac{11.21 \text{ }\Omega}{0.02} = 50(11.21 \text{ }\Omega) = \mathbf{560.5 \text{ }\Omega}$$

$$(c) \quad Z_o = R_C \parallel R_F = 2.7 \text{ k}\Omega \parallel 180 \text{ k}\Omega = \mathbf{2.66 \text{ k}\Omega}$$

$$(d) \quad A_v = -\frac{R_C}{r_e} = -\frac{27 \text{ k}\Omega}{11.21 \text{ }\Omega} = \mathbf{-240.86}$$

$$(e) \quad A_i = \frac{\beta R_F}{R_F + \beta R_C} = \frac{(200)(180 \text{ k}\Omega)}{180 \text{ k}\Omega + (200)(2.7 \text{ k}\Omega)} = \mathbf{50}$$



# Collector Feedback Configuration

## EXAMPLE:

For the network of Fig. , determine:


(a)  $r_e$ .

(b)  $Z_i$ .

(c)  $Z_o$ .

(d)  $A_v$ .

(e)  $A_i$ .



## Solution:

$$\begin{aligned} \text{(a) DC: } I_B &= \frac{V_{CC} - V_{BE}}{R_F + \beta R_C} \\ &= \frac{12 \text{ V} - 0.7 \text{ V}}{(120 \text{ k}\Omega + 68 \text{ k}\Omega) + (140)3 \text{ k}\Omega} \end{aligned}$$

$$= \frac{11.3 \text{ V}}{608 \text{ k}\Omega} = 18.6 \mu\text{A}$$


$$\begin{aligned} I_E &= (\beta + 1)I_B = (141)(18.6 \mu\text{A}) \\ &= 2.62 \text{ mA} \end{aligned}$$

$$r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{2.62 \text{ mA}} = \mathbf{9.92 \text{ }\Omega}$$

$$(b) \quad \beta r_e = (140)(9.92 \, \Omega) = 1.39 \, \text{k}\Omega$$

The AC equivalent network appears in figure below

$$Z_i = R_{F1} \parallel \beta r_e = 120 \, \text{k}\Omega \parallel 1.39 \, \text{k}\Omega \\ \cong \mathbf{1.37 \, \text{k}\Omega}$$



$$Z_o \cong R_C \parallel R_{F_2} = 3 \text{ k}\Omega \parallel 68 \text{ k}\Omega$$


$$= \mathbf{2.87 \text{ k}\Omega}$$

(d)  $r_o \geq 10R_C$ , therefore,

$$A_v \cong -\frac{R_{F_2} \parallel R_C}{r_e} = -\frac{68 \text{ k}\Omega \parallel 3 \text{ k}\Omega}{9.92 \text{ }\Omega}$$

$$\cong -\frac{2.87 \text{ k}\Omega}{9.92 \text{ }\Omega}$$


$$\cong \mathbf{-289.3}$$











(e) Since the condition  $R_{F_1} \gg \beta r_e$  is satisfied,

$$A_i \cong \frac{\beta}{1 + \frac{R_C}{r_o \parallel R_{F_2}}} = \frac{140}{1 + \frac{3 \text{ k}\Omega}{30 \text{ k}\Omega \parallel 68 \text{ k}\Omega}} = \frac{140}{1 + 0.14} = \frac{140}{1.14} \cong 122.8$$



**TABLE 8.1** Relative Levels for the Important Parameters of the CE, CB, and CC Transistor Amplifiers

Configuration	$Z_i$	$Z_o$	$A_v$	$A_t$
<b>Fixed-bias:</b> 	Medium (1 k $\Omega$ ) $= R_B \parallel \beta r_e$ $\approx \beta r_e$ $(R_B \geq 10\beta r_e)$	Medium (2 k $\Omega$ ) $= R_C \parallel r_o$ $\approx R_C$ $(r_o \geq 10R_C)$	High ( $\sim 200$ ) $= \frac{(R_C \parallel r_o)}{r_e}$ $\approx \frac{R_C}{r_e}$ $(r_o \geq 10R_C)$	High (100) $= \frac{\beta R_B r_o}{(r_o + R_C)(R_B + \beta r_e)}$ $\approx \beta$ $(r_o \geq 10R_C, R_B \geq 10\beta r_e)$
<b>Voltage-divider bias:</b> 	Medium (1 k $\Omega$ ) $= R_1 \parallel R_2 \parallel \beta r_e$	Medium (2 k $\Omega$ ) $= R_C \parallel r_o$ $\approx R_C$ $(r_o \geq 10R_C)$	High ( $\sim 200$ ) $= \frac{R_C \parallel r_o}{r_e}$ $\approx \frac{R_C}{r_e}$ $(r_o \geq 10R_C)$	High (50) $= \frac{\beta(R_1 \parallel R_2)r_o}{(r_o + R_C)(R_1 \parallel R_2 + \beta r_e)}$ $\approx \frac{\beta(R_1 \parallel R_2)}{R_1 \parallel R_2 + \beta r_e}$ $(r_o \geq 10R_C)$
<b>Unbypassed emitter bias:</b> 	High (100 k $\Omega$ ) $= R_B \parallel Z_b$ $Z_b \approx \beta(r_e + R_E)$ $\approx R_B \parallel \beta R_E$ $(R_E \gg r_e)$	Medium (2 k $\Omega$ ) $= R_C$ (any level of $r_o$ )	Low ( $\sim 5$ ) $= \frac{R_C}{r_e + R_E}$ $\approx \frac{R_C}{R_E}$ $(R_E \gg r_e)$	High (50) $\approx \frac{\beta R_B}{R_B + Z_b}$
<b>Emitter-follower:</b> 	High (100 k $\Omega$ ) $= R_B \parallel Z_b$ $Z_b \approx \beta(r_e + R_E)$ $\approx R_B \parallel \beta R_E$ $(R_E \gg r_e)$	Low (20 $\Omega$ ) $= R_E \parallel r_e$ $\approx r_e$ $(R_E \gg r_e)$	Low ( $\approx 1$ ) $= \frac{R_E}{R_E + r_e}$ $\approx 1$	High ( $\sim 50$ ) $\approx \frac{\beta R_B}{R_B + Z_b}$
<b>Common-base:</b> 	Low (20 $\Omega$ ) $= R_E \parallel r_e$ $\approx r_e$ $(R_E \gg r_e)$	Medium (2 k $\Omega$ ) $= R_C$	High (200) $\approx \frac{R_C}{r_e}$	Low ( $\sim 1$ ) $\approx -1$
<b>Collector feedback:</b> 	Medium (1 k $\Omega$ ) $= \frac{r_e}{\frac{1}{\beta} + \frac{R_C}{R_E}}$ $(r_o \geq 10R_C)$	Medium (2 k $\Omega$ ) $\approx R_C \parallel R_F$ $(r_o \geq 10R_C)$	High ( $\sim 200$ ) $\approx \frac{R_C}{r_e}$ $(r_o \geq 10R_C, R_F \gg R_C)$	High (50) $= \frac{\beta R_F}{R_F + \beta R_C}$ $\approx \frac{R_F}{R_C}$



Ninevah University  
College of Electronics Engineering  
Department of Systems and Control



# Electronic I

## Lecture 8

Effect of  $R_L$  and the  $R_S$

2<sup>nd</sup> Class

by  
Rafal Raed Mahmood Alshaker

# Outline of Presentation




Effect of  $R_L$  and the  $R_S$

The Effect of  $R_L$  and  $R_S$  in  
Emitter-Follower Configuration (CC)

# Effect of $R_L$ and the $R_S$

$$A_{v_{NL}} = \frac{V_o}{V_i}$$




$$A_{v_{NL}} = \frac{V_o}{V_i}$$

(a)

$$A_{v_L} = \frac{V_o}{V_i}$$

with  $R_L$




$$A_{v_L} = \frac{V_o}{V_i}$$

(b)


$$A_{v_s} = \frac{V_o}{V_s}$$

with  $R_L$  and  $R_S$



$$A_{v_s} = \frac{V_o}{V_s}$$

(c)



$$Z_i = R_B \parallel \beta r_e$$

$$Z_o = R_C \parallel r_o$$

$$A_{v_L} = \frac{V_o}{V_i} = -\frac{R_C \parallel R_L}{r_e}$$

$$A_{v_S} = \frac{Z_i}{Z_i + R_s} A_{v_L}$$

# EXAMPLE:

For the network of Fig

(a) DC analysis:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 \text{ V} - 0.7 \text{ V}}{470 \text{ k}\Omega} = 24.04 \text{ }\mu\text{A}$$

$$I_E = (\beta + 1)I_B = (101)(24.04 \text{ }\mu\text{A}) = 2.428 \text{ mA}$$

$$r_e = \frac{26 \text{ mV}}{I_E} = \frac{26 \text{ mV}}{2.428 \text{ mA}} = \mathbf{10.71 \text{ }\Omega}$$

(b)  $\beta r_e = (100)(10.71 \text{ }\Omega) = 1.071 \text{ k}\Omega$


$$Z_i = R_B \parallel \beta r_e = 470 \text{ k}\Omega \parallel 1.071 \text{ k}\Omega = \mathbf{1.069 \text{ k}\Omega}$$

(c)  $Z_o = R_C = \mathbf{3 \text{ k}\Omega}$

(d)  $A_v = -\frac{R_C}{r_e} = -\frac{3 \text{ k}\Omega}{10.71 \text{ }\Omega} = \mathbf{-280.11}$

(e) Since  $R_B \geq 10\beta r_e$  ( $470 \text{ k}\Omega > 10.71 \text{ k}\Omega$ )


$$A_i \cong \beta = \mathbf{100}$$



## EXAMPLE:

Using the parameter values for the fixed-bias configuration of the previous example with an applied load of  $4.7\text{ k}\Omega$  and a source resistance of  $0.3\text{ k}\Omega$  determine the following and compare to the no-load values:

- $A_{vL}$ .
- $A_{vs}$ .
- $Z_i$ .
- $Z_o$ .





## EXAMPLE:

Using the parameter values for the fixed-bias configuration of the previous example with an applied load of  $4.7\text{ k}\Omega$  and a source resistance of  $0.3\text{ k}\Omega$  determine the following and compare to the no-load values:

- $A_{vL}$ .
- $A_{v_s}$ .
- $Z_i$ .
- $Z_o$ .

### Solution:

$$\text{a. Eq. (5.73): } A_{vL} = -\frac{R_C \parallel R_L}{r_e} = -\frac{3\text{ k}\Omega \parallel 4.7\text{ k}\Omega}{10.71\text{ }\Omega} = -\frac{1.831\text{ k}\Omega}{10.71\text{ }\Omega} = -170.98$$

which is significantly less than the no-load gain of  $-280.11$ .

$$\text{b. Eq. (5.76): } A_{v_s} = \frac{Z_i}{Z_i + R_s} A_{vL}$$

With  $Z_i = 1.07\text{ k}\Omega$  from Example 5.1, we have


$$A_{v_s} = \frac{1.07\text{ k}\Omega}{1.07\text{ k}\Omega + 0.3\text{ k}\Omega} (-170.98) = -133.54$$

which again is significantly less than  $A_{v_{NL}}$  or  $A_{vL}$ .


c.  $Z_i = 1.07\text{ k}\Omega$  as obtained for the no-load situation.

d.  $Z_o = R_C = 3\text{ k}\Omega$  as obtained for the no-load situation.

The example clearly demonstrates that  $A_{v_{NL}} > A_{vL} > A_{v_s}$ .



# The Effect of $R_L$ and $R_S$ in Emitter-Follower Configuration (CC)




$$A_{vL} = \frac{V_o}{V_i} = \frac{R_E \parallel R_L}{R_E \parallel R_L + r_e}$$

$$A_{iL} = -A_{vL} \frac{Z_i}{R_L}$$


$$Z_i = R_B \parallel Z_b$$

$$Z_b \cong \beta(R_E \parallel R_L)$$


$$Z_o \cong r_e$$



# The Effect of $R_L$ and $R_S$ in Two Port Network




*Two-port system.*



$$V_o = A_{vNL} V_i$$

$$Z_o = R_o$$

$$Z_i = R_i$$



$$V_o = \frac{R_L A_{v_{NL}} V_i}{R_L + R_o}$$


$$A_{v_L} = \frac{V_o}{V_i} = \frac{R_L}{R_L + R_o} A_{v_{NL}}$$

Because the ratio  $R_L / (R_L + R_o)$  is always less than 1, the loaded voltage gain of an amplifier is always less than the no-load level.

$$A_{i_L} = \frac{I_o}{I_i} = \frac{-V_o/R_L}{V_i/Z_i} = -\frac{V_o}{V_i} \frac{Z_i}{R_L}$$

$$A_{i_L} = -A_{v_L} \frac{Z_i}{R_L}$$

*The parameters  $Z_i$  and  $A_{v_{NL}}$  of a two-port system are unaffected by the internal resistance of the applied source.*



*The output impedance may be affected by the magnitude of  $R_s$ .*


$$V_i = \frac{R_i V_s}{R_i + R_s}$$

$$V_o = A_{v_{NL}} V_i$$

$$V_i = \frac{R_i V_s}{R_i + R_s}$$

$$V_o = A_{v_{NL}} \frac{R_i}{R_i + R_s} V_s$$

$$A_{v_s} = \frac{V_o}{V_s} = \frac{R_i}{R_i + R_s} A_{v_{NL}}$$




$$V_i = \frac{R_i V_s}{R_i + R_s}$$

$$V_o = \frac{R_L}{R_L + R_o} A_{vNL} V_i$$

$$\frac{V_i}{V_s} = \frac{R_i}{R_i + R_s}$$

$$A_{vL} = \frac{V_o}{V_i} = \frac{R_L A_{vNL}}{R_L + R_o} = \frac{R_L}{R_L + R_o} A_{vNL}$$



$$A_{v_s} = \frac{V_o}{V_s} = \frac{V_o}{V_i} \cdot \frac{V_i}{V_s}$$

$$A_{v_L} = \frac{V_o}{V_i} = \frac{R_L A_{v_{NL}}}{R_L + R_o} = \frac{R_L}{R_L + R_o} A_{v_{NL}}$$

$$V_i = \frac{R_i V_s}{R_i + R_s}$$

$$\frac{V_i}{V_s} = \frac{R_i}{R_i + R_s}$$

$$A_{v_s} = \frac{V_o}{V_s} = \frac{R_i}{R_i + R_s} \cdot \frac{R_L}{R_L + R_o} A_{v_{NL}}$$

$$A_{v_s} = \frac{V_o}{V_s} = \frac{V_o}{V_i} \cdot \frac{V_i}{V_s}$$

$$A_{v_s} = \frac{V_o}{V_s} = \frac{R_i}{R_i + R_s} \cdot \frac{R_L}{R_L + R_o} A_{v_{NL}}$$

$$A_{i_L} = -A_{v_L} \frac{R_i}{R_L}$$


$$A_{i_s} = -A_{v_s} \frac{R_s + R_i}{R_L}$$



**EXAMPLE 5.13** Given the packaged (no-entry-possible) amplifier of figure below

- Determine the gain  $A_{vL}$  and compare it to the no-load value with  $R_L = 1.2 \text{ k}\Omega$ .
- Repeat part (a) with  $R_L = 5.6 \text{ k}\Omega$  and compare solutions.
- Determine  $A_{vs}$  with  $R_L = 1.2 \text{ k}\Omega$ .
- Find the current gain  $A_i = \frac{I_o}{I_i} = \frac{I_o}{I_s}$  with  $R_L = 5.6 \text{ k}\Omega$ .

$$\begin{aligned}
 A_{vL} &= \frac{R_L}{R_L + R_o} A_{vNL} \\
 &= \frac{1.2 \text{ k}\Omega}{1.2 \text{ k}\Omega + 2 \text{ k}\Omega} (-480) = (0.375)(-480) \\
 &= \mathbf{-180}
 \end{aligned}$$




**EXAMPLE** Given the packaged (no-entry-possible) amplifier of figure below

- Determine the gain  $A_{vL}$  and compare it to the no-load value with  $R_L = 1.2 \text{ k}\Omega$ .
- Repeat part (a) with  $R_L = 5.6 \text{ k}\Omega$  and compare solutions.
- Determine  $A_{vs}$  with  $R_L = 1.2 \text{ k}\Omega$ .

- Find the current gain  $A_i = \frac{I_o}{I_i} = \frac{I_o}{I_s}$  with  $R_L = 5.6 \text{ k}\Omega$ .

$$\begin{aligned} A_{vL} &= \frac{R_L}{R_L + R_o} A_{vNL} \\ &= \frac{5.6 \text{ k}\Omega}{5.6 \text{ k}\Omega + 2 \text{ k}\Omega} (-480) = (0.737)(-480) \\ &= -353.76 \end{aligned}$$

$$\begin{aligned} A_{vs} &= \frac{R_i}{R_i + R_s} \cdot \frac{R_L}{R_L + R_o} A_{vNL} \\ &= \frac{4 \text{ k}\Omega}{4 \text{ k}\Omega + 0.2 \text{ k}\Omega} \cdot \frac{1.2 \text{ k}\Omega}{1.2 \text{ k}\Omega + 2 \text{ k}\Omega} (-480) \\ &= (0.952)(0.375)(-480) \\ &= -171.36 \end{aligned}$$



$$\begin{aligned} \text{d. } A_{iL} &= \frac{I_o}{I_i} = \frac{I_o}{I_s} = -A_{vL} \frac{Z_i}{R_L} \\ &= -(-353.76) \left( \frac{4 \text{ k}\Omega}{5.6 \text{ k}\Omega} \right) = -(-353.76)(0.714) \\ &= 252.6 \end{aligned}$$

$$A_{vL} = \frac{R_L}{R_L + Z_o} A_{vNL}$$

$R_L$

$R_L \downarrow \rightarrow A_{vL} \downarrow$

$$A_{iL} = -A_{vL} \frac{Z_i}{R_L}$$


---

$$A_{vS} = \frac{Z_i}{Z_i + R_s} A_{vL}$$

$R_s, R_L$

$A_{vS} \uparrow \rightarrow A_{vL} \uparrow$

$$A_{iS} = -A_{vS} \frac{Z_i + R_s}{R_L}$$

$R_s \downarrow \rightarrow A_{vS} \uparrow$   
 $R_L \uparrow \rightarrow A_{vS} \uparrow$

---


$$A_{vS} = \frac{Z_i}{Z_i + R_s} A_{vNL}$$

$R_s$

$A_{vNL} > A_{vL} > A_{vS}$



Ninevah University  
College of Electronics Engineering  
Department of Systems and Control



# Electronic I


## Lecture 9

# Frequency Response

2<sup>nd</sup> Class


by  
Rafal Raed Mahmood Alshaker





Low-Frequency  
Range

# Typical Frequency Response



# Low-Frequency Range

*Variation in  $X_C = \frac{1}{2\pi fC}$  with frequency for a 1- $\mu F$  capacitor*

$f$	$X_C$	
10 Hz	15.91 k $\Omega$	} Range of possible effect
100 Hz	1.59 k $\Omega$	
1 kHz	159 $\Omega$	
10 kHz	15.9 $\Omega$	
100 kHz	1.59 $\Omega$	} Range of lesser concern ( $\cong$ short-circuit equivalence)
1 MHz	0.159 $\Omega$	
10 MHz	15.9 m $\Omega$	
100 MHz	1.59 m $\Omega$	

*the larger capacitors of a system will have an important impact on the response of a system in the low-frequency range and can be ignored for the high-frequency region.*



# High-Frequency Range

*Variation in  $X_C = \frac{1}{2\pi fC}$  with frequency for a  
5 pF capacitor*

$f$	$X_C$	
10 Hz	3,183 M $\Omega$	Range of lesser concern ( $\cong$ open-circuit equivalent)
100 Hz	318.3 M $\Omega$	
1 kHz	31.83 M $\Omega$	
10 kHz	3.183 M $\Omega$	
100 kHz	318.3 k $\Omega$	Range of possible effect
1 MHz	31.83 k $\Omega$	
10 MHz	3.183 k $\Omega$	
100 MHz	318.3 $\Omega$	


*the smaller capacitors of a system will have an important impact on the response of a system in the high-frequency range and can be ignored for the low-frequency region.*



# Mid-Frequency Range

*the effect of the capacitive elements in an amplifier are ignored for the mid-frequency range when important quantities such as the gain and impedance levels are determined.*

# Typical Frequency Response



# Typical Frequency Response

$$P_{o_{\text{mid}}} = \frac{|V_o^2|}{R_o} = \frac{|A_{v_{\text{mid}}} V_i|^2}{R_o}$$

and at the half-power frequencies,

$$P_{o_{\text{HPF}}} = \frac{|0.707 A_{v_{\text{mid}}} V_i|^2}{R_o} = 0.5 \frac{|A_{v_{\text{mid}}} V_i|^2}{R_o}$$



$$P_{o_{\text{HPF}}} = 0.5 P_{o_{\text{mid}}}$$


**The multiplier 0.707 was chosen because at this level the output power is half the midband power output, that is, at midfrequencies**

$$\text{bandwidth (BW)} = f_H - f_L$$

# LOW-FREQUENCY ANALYSIS—BODE PLOT


At high frequencies, the reactance of the capacitor of






*RC circuit at very high frequencies*

$$X_C = \frac{1}{2\pi fC} \cong 0 \, \Omega$$




*RC circuit at Zero frequency*

$$X_C = \frac{1}{2\pi fC} = \frac{1}{2\pi(0)C} = \infty \, \Omega$$



Low-frequency response for the RC circuit .


## 5. LOW-FREQUENCY ANALYSIS—BODE PLOT



**FIG. 9.15**

Voltage-divider bias configuration.

$$Z_i = R_i = R_1 \parallel R_2 \parallel \beta r_e$$




**FIG. 9.16**

Equivalent input circuit for the network of Fig. 9.15.


## LOW-FREQUENCY RESPONSE—BJT AMPLIFIER WITH $R_L$

The capacitors  $C_s$ ,  $C_C$ , and  $C_E$  will determine the low-frequency response



## LOW-FREQUENCY RESPONSE—BJT AMPLIFIER WITH $R_L$

The capacitors  $C_s$ ,  $C_C$ , and  $C_E$  will determine the low-frequency response





## LOW-FREQUENCY RESPONSE—BJT AMPLIFIER WITH $R_L$



$C_s$

Since  $C_s$  is normally connected between the applied source and the active device, the general form of the  $R$ - $C$  configuration is established by the network of Figure below

The total resistance is now  $R_s + R_i$ , and the cutoff frequency is



$$f_{L_s} = \frac{1}{2\pi (R_s + R_i)C_s}$$

$$V_i|_{\text{mid}} = \frac{R_i V_s}{R_i + R_s}$$



# LOW-FREQUENCY RESPONSE—BJT AMPLIFIER WITH $R_L$

$C_s$



$$R_i = R_1 || R_2 || \beta r_e$$


$$V_i = \frac{R_i V_s}{R_s + R_i - jX_{C_s}}$$

$C_C$ 

## LOW-FREQUENCY RESPONSE—BJT AMPLIFIER WITH $R_L$

Since the coupling capacitor is normally connected between the output of the active device and the applied load, the  $R$ - $C$  configuration that determines the low cutoff frequency due to  $C_C$  appears in figure below, the total series resistance is now  $R_o + R_L$  and the cutoff frequency due to  $C_C$  is determined by

$$f_{L_C} = \frac{1}{2\pi (R_o + R_L)C_C}$$




Ignoring the effects of  $C_s$  and  $C_E$ , the output voltage  $V_o$  will be 70.7% of its midband value at  $f_{L_C}$ , the ac equivalent network for the output section with  $V_i = 0$  V. The resulting value for  $R_o$  is

$$R_o = R_C \parallel r_o$$


## LOW-FREQUENCY RESPONSE—BJT AMPLIFIER WITH $R_L$

$C_E$  To determine  $f_{LE}$ , the network “seen” by  $C_E$  must be determined as shown in Figure below  
Once the level of  $R_e$  is established, the cutoff frequency due to  $C_E$  can be determined using the following equation:

$$f_{LE} = \frac{1}{2\pi R_e C_E}$$



$$A_v = \frac{-R_C}{r_e + R_E}$$



$$R_e = R_E \parallel \left( \frac{R'_s}{\beta} + r_e \right)$$

where  $R'_s = R_s \parallel R_1 \parallel R_2$ .

### EXAMPLE:


Determine the lower cutoff frequency for the network of figure below using the following parameters:

$$C_s = 10 \mu\text{F}, \quad C_E = 20 \mu\text{F}, \quad C_C = 1 \mu\text{F}$$

$$R_s = 1 \text{ k}\Omega, \quad R_1 = 40 \text{ k}\Omega, \quad R_2 = 10 \text{ k}\Omega, \quad R_E = 2 \text{ k}\Omega, \quad R_C = 4 \text{ k}\Omega,$$

$$R_L = 2.2 \text{ k}\Omega$$

$$\beta = 100, \quad r_o = \infty \Omega, \quad V_{CC} = 20 \text{ V}$$



## Solution

(a) Determining  $r_e$  for dc conditions:

$$\beta R_E = (100)(2 \text{ k}\Omega) = 200 \text{ k}\Omega \gg 10R_2 = 100 \text{ k}\Omega$$

The result is:

$$V_B \cong \frac{R_2 V_{CC}}{R_2 + R_1} = \frac{10 \text{ k}\Omega(20 \text{ V})}{10 \text{ k}\Omega + 40 \text{ k}\Omega} = \frac{200 \text{ V}}{50} = 4 \text{ V}$$

with

$$I_E = \frac{V_E}{R_E} = \frac{4 \text{ V} - 0.7 \text{ V}}{2 \text{ k}\Omega} = \frac{3.3 \text{ V}}{2 \text{ k}\Omega} = 1.65 \text{ mA}$$

so that

$$r_e = \frac{26 \text{ mV}}{1.65 \text{ mA}} \cong \mathbf{15.76 \text{ } \Omega}$$

and

$$\beta r_e = 100(15.76 \text{ } \Omega) = 1576 \text{ } \Omega = \mathbf{1.576 \text{ k}\Omega}$$

Midband Gain

$$A_v = \frac{V_o}{V_i} = \frac{-R_C || R_L}{r_e} = -\frac{(4 \text{ k}\Omega) || (2.2 \text{ k}\Omega)}{15.76 \text{ } \Omega} \cong -90$$


The input impedance

$$\begin{aligned} Z_i = R_i &= R_1 || R_2 || \beta r_e \\ &= 40 \text{ k}\Omega || 10 \text{ k}\Omega || 1.576 \text{ k}\Omega \\ &\cong 1.32 \text{ k}\Omega \end{aligned}$$

$$V_i = \frac{R_i V_s}{R_i + R_s}$$

$$\frac{V_i}{V_s} = \frac{R_i}{R_i + R_s} = \frac{1.32 \text{ k}\Omega}{1.32 \text{ k}\Omega + 1 \text{ k}\Omega} = 0.569$$

$$A_{v_s} = \frac{V_o}{V_s} = \frac{V_o}{V_i} \frac{V_i}{V_s} = (-90)(0.569) \\ = \mathbf{-51.21}$$



$C_s$

$$R_i = R_1 || R_2 || \beta r_e = 40 \text{ k}\Omega || 10 \text{ k}\Omega || 1.576 \text{ k}\Omega \cong 1.32 \text{ k}\Omega$$

$$f_{L_s} = \frac{1}{2\pi (R_s + R_i)C_s} = \frac{1}{(6.28)(1 \text{ k}\Omega + 1.32 \text{ k}\Omega)(10 \text{ }\mu\text{F})}$$

$$f_{L_s} \cong \mathbf{6.86 \text{ Hz}}$$

$C_C$

$$\begin{aligned}f_{L_C} &= \frac{1}{2\pi(R_C + R_L)C_C} \\&= \frac{1}{(6.28)(4 \text{ k}\Omega + 2.2 \text{ k}\Omega)(1 \text{ }\mu\text{F})} \\&\cong \mathbf{25.68 \text{ Hz}}\end{aligned}$$

$C_E$

$$R'_s = R_s \parallel R_1 \parallel R_2 = 1 \text{ k}\Omega \parallel 40 \text{ k}\Omega \parallel 10 \text{ k}\Omega \cong 0.889 \text{ k}\Omega$$

$$\begin{aligned}R_e &= R_E \parallel \left( \frac{R'_s}{\beta} + r_e \right) = 2 \text{ k}\Omega \parallel \left( \frac{0.889 \text{ k}\Omega}{100} + 15.76 \text{ }\Omega \right) \\&= 2 \text{ k}\Omega \parallel (8.89 \text{ }\Omega + 15.76 \text{ }\Omega) = 2 \text{ k}\Omega \parallel 24.65 \text{ }\Omega \cong 24.35 \text{ }\Omega\end{aligned}$$

$$f_{L_E} = \frac{1}{2\pi R_e C_E} = \frac{1}{(6.28)(24.35 \text{ }\Omega)(20 \text{ }\mu\text{F})} = \frac{10^6}{3058.36} \cong \mathbf{327 \text{ Hz}}$$





Ninevah University  
College of Electronics Engineering  
Department of Systems and Control



# Electronic I

## Lecture 10

# Multistage Amplifiers

2<sup>nd</sup> Class

by  
Rafal Raed Mahmood Alshaker

# Outlines of Presentation



## CASCADED SYSTEMS

- Example

## R-C Coupled BJT Amplifiers

- Example

## Direct-Coupled Multistage Amplifiers

- Example


# Cascaded System

The two-port systems approach is particularly useful for cascaded systems such as that appearing in Figure below , where  $A_{v1}$ ,  $A_{v2}$ ,  $A_{v3}$ , and so on, are the voltage gains of each stage *under loaded conditions*. The total gain of the system is then determined by the product of the individual gains as follows:

$$A_{v_T} = A_{v1} \cdot A_{v2} \cdot A_{v3} \cdots$$

and the total current gain is given by

$$A_{i_T} = -A_{v_T} \frac{Z_{i1}}{R_L}$$




# Cascaded System

## Multistage Amplifiers

■ Two or more amplifiers can be connected in a **cascaded** arrangement with the output of one amplifier driving the input of the next. The basic purpose of a multistage arrangement is to **increase the overall voltage gain**

■ The overall voltage gain, of cascaded amplifiers  $A'_v$  as shown in the figure, is the product of the individual voltage gains.



■ Also amplifier voltage gain is often expressed in **decibels** (dB) as follows:

$$A_{v(\text{dB})} = 20 \log A_v$$

This is particularly useful in **multistage** systems because the overall voltage gain in dB is the *sum* of the individual voltage gains in dB.

$$A'_{v(\text{dB})} = A_{v1(\text{dB})} + A_{v2(\text{dB})} + \cdot \cdot \cdot + A_{vn(\text{dB})}$$

**Example:** A given amplifier arrangement has the following voltage gains.  $A_{v1}=10$ ,  $A_{v2}=20$  and  $A_{v3}=40$ . What is the overall gain? Also express each gain in dB and determine the total dB voltage gain.

**Solution:**

Given:  $A_{v1} = 10$  ;  $A_{v2} = 20$  and  $A_{v3} = 40$

**Overall voltage gain**

We know that the overall voltage gain,

$$A_v = A_{v1} \times A_{v2} \times A_{v3} = 10 \times 20 \times 40 = 8000 \text{ Ans.}$$

**Total dB voltage gain**

We know that dB voltage gain of the first stage

$$G_{v1} = 20 \log_{10} A_{v1} = 20 \log_{10} 10 = 20 \text{ dB}$$

Similarly,

$$G_{v2} = 20 \log_{10} A_{v2} = 20 \log_{10} 20 = 26 \text{ dB}$$

and

$$G_{v3} = 20 \log_{10} A_{v3} = 20 \log_{10} 40 = 32 \text{ dB}$$

$\therefore$  Total dB voltage gain,

$$G_v = G_{v1} + G_{v2} + G_{v3} = 20 + 26 + 32 \text{ dB} = 78 \text{ dB Ans.}$$


**Note:** Check

$$G_v = 20 \log_{10} A_v = 20 \log_{10} 8000 = 78 \text{ dB.}$$

**Example:** Three amplifier stages are working in cascade with 0.05v peak to peak input providing 150v peak-to-peak output. If the voltage gain of the first stage is 20 and input to the third stage is 15v peak-to-peak. Determine:

- i. The overall voltage gain.
- ii. Voltage gain of 2<sup>nd</sup> and 3<sup>rd</sup> stages.
- iii. Input voltage of the 2<sup>nd</sup> stage.

Gives : No. of amplifier stages = 3. Input to the first stage,  $v_{in_1} = 0.05 V_{pk-pk}$ , Output of the final stage  $(v_{out})_3 = 150 V_{pk-pk}$ . Voltage gain of the first stage  $A_{v_1} = 20$ ; Input to the third stage  $v_{in_3} = 15 V_{pk-pk}$ . Refer to Fig. 26.2 for clear explanation.





**(i) Overall Voltage gain**

We know that overall voltage gain,

$$A_v = \frac{(v_{\text{out}})_3}{(v_{\text{in}})_1} = \frac{150}{0.05} = 3000 \text{ Ans.}$$

**(ii) Voltage gain of 2nd and 3rd stage**

We know that voltage gain of the 3rd stage,

$$A_{v_3} = \frac{(v_{\text{out}})_3}{(v_{\text{in}})_3} = \frac{150}{15} = 10 \text{ Ans.}$$

Let

$$A_{v_2} = \text{Gain of the 2nd stage,}$$

We know that the overall voltage gain ( $A_v$ ),

$$3000 = A_{v_1} \cdot A_{v_2} \cdot A_{v_3} = 20 \times A_{v_2} \times 10 = 200 A_{v_2}$$



# Multistage Amplifiers:

## Example

A certain cascaded amplifier arrangement has the following voltage gains:  $A_{v1} = 10$ ,  $A_{v2} = 15$ , and  $A_{v3} = 20$ . What is the overall voltage gain? Also express each gain in decibels (dB) and determine the total voltage gain in dB.

## Solution:

$$A'_v = A_{v1}A_{v2}A_{v3} = (10)(15)(20) = \mathbf{3000}$$

$$A_{v1(\text{dB})} = 20 \log 10 = \mathbf{20.0 \text{ dB}}$$

$$A_{v2(\text{dB})} = 20 \log 15 = \mathbf{23.5 \text{ dB}}$$


$$A_{v3(\text{dB})} = 20 \log 20 = \mathbf{26.0 \text{ dB}}$$

$$A'_{v(\text{dB})} = 20.0 \text{ dB} + 23.5 \text{ dB} + 26.0 \text{ dB} = \mathbf{69.5 \text{ dB}}$$

# R-C Coupled BJT Amplifiers

As shown in figure below the collector output of the first stage is fed directly into the base of the next stage using coupling capacitor ( $C_c$ ). Capacitive coupling prevents the dc bias of one stage from affecting that of the other but allows the ac signal to pass without attenuation because  $X_c=0$  at the frequency of operation. The same coupling can be used between any combinations of networks. Substituting an open circuit equivalent for CC and other capacitors of the network will result in two voltage divider biasing networks so the introduced methods of analysis can be used.

**Loading Effects:** It means the effect of  $Z_i$  of the second stage on the gain, where the total input impedance of the second stage is present as Load to the first stage.



# R-C Coupled BJT Amplifiers

Input impedance, first stage:

$$\mathbf{Z_i = Z_{i1} = R_1 \parallel R_2 \parallel \beta r_{e1}}$$

Output impedance, second stage:


$$\mathbf{Z_o = R_{C2}}$$

Voltage gain:

$$\mathbf{A_{v1} = -\frac{R_{C1} \parallel Z_{i2}}{r_{e1}} = \frac{R_{C1} \parallel R_3 \parallel R_4 \parallel \beta r_{e2}}{r_{e1}}}$$

$$\mathbf{A_{v2} = -\frac{R_{C2}}{r_{e2}}}$$


$$\mathbf{A_v = A_{v1} A_{v2}}$$



$$\mathbf{Z_{i2} = R_3 \parallel R_4 \parallel \beta r_{e2}}$$

## Example :

Two-stage capacitively coupled amplifier is shown in Figure below. Notice that both stages are identical **common-emitter** amplifiers with the output of the first stage **capacitively coupled** to the input of the second stage. Capacitive coupling prevents the dc bias of one stage from affecting that of the other. Find overall voltage gain



The DC biasing is same for both stages and is identical for common emitter dc biasing discussed before ( $V_B$ ,  $V_E$ ,  $V_C$ ,  $I_B$ ,  $I_E$ ,  $I_C$ , and  $V_{CE}$ )

## Solution:

### DC Voltages in the Capacitively Coupled Multistage Amplifier

Since both stages in Figure are identical, the dc voltages for  $Q_1$  and  $Q_2$  are the same. Since  $\beta R_4 \gg 10 R_2$  and  $\beta R_8 \gg 10 R_6$  and the dc base voltage for  $Q_1$  and  $Q_2$  is


$$V_B \cong \left( \frac{R_2}{R_1 + R_2} \right) V_{CC} = \left( \frac{10 \text{ k}\Omega}{57 \text{ k}\Omega} \right) 10 \text{ V} = 1.75 \text{ V}$$

$$V_E = V_B - 0.7 \text{ V} = 1.05 \text{ V}$$

$$I_E = \frac{V_E}{R_4} = \frac{1.05 \text{ V}}{1.0 \text{ k}\Omega} = 1.05 \text{ mA}$$

$$I_C \cong I_E = 1.05 \text{ mA}$$

$$V_C = V_{CC} - I_C R_3 = 10 \text{ V} - (1.05 \text{ mA})(4.7 \text{ k}\Omega) = 5.07 \text{ V}$$



$$\beta_{DC} = \beta_{ac} = 150 \text{ for } Q_1 \text{ and } Q_2$$

## Solution:

**Voltage Gain of the First Stage** The ac collector resistance of the first stage is

$$R_{c1} = R_3 \parallel R_5 \parallel R_6 \parallel R_{in(base2)}$$

Remember that lowercase italic subscripts denote ac quantities such as for  $R_c$ .

You can verify that  $I_E = 1.05 \text{ mA}$ ,  $r'_e = 23.8 \Omega$ , and  $R_{in(base2)} = 3.57 \text{ k}\Omega$ . The effective ac collector resistance of the first stage is as follows:

$$R_{c1} = 4.7 \text{ k}\Omega \parallel 47 \text{ k}\Omega \parallel 10 \text{ k}\Omega \parallel 3.57 \text{ k}\Omega = 1.63 \text{ k}\Omega$$

Therefore, the base-to-collector voltage gain of the first stage is

$$A_{v1} = \frac{R_{c1}}{r'_e} = \frac{1.63 \text{ k}\Omega}{23.8 \Omega} = 68.5$$

**Voltage Gain of the Second Stage** The second stage has no load resistor, so the ac collector resistance is  $R_7$ , and the gain is

$$A_{v2} = \frac{R_7}{r'_e} = \frac{4.7 \text{ k}\Omega}{23.8 \Omega} = 197$$

Compare this to the gain of the first stage, and notice how much the loading from the second stage reduced the gain.

**Overall Voltage Gain** The overall amplifier gain with no load on the output is

$$A'_v = A_{v1}A_{v2} = (68.5)(197) \cong 13,495$$


If an input signal of  $100 \mu\text{V}$ , for example, is applied to the first stage and if there is no attenuation in the input base circuit due to the source resistance, an output from the second stage of  $(100 \mu\text{V})(13,495) \cong 1.35 \text{ V}$  will result. The overall voltage gain can be expressed in dB as follows:

$$A'_{v(\text{dB})} = 20 \log (13,495) = 82.6 \text{ dB}$$

# Direct-Coupled Multistage Amplifiers


A basic two-stage, the direct-coupled amplifier is shown in Figure. Notice that there are no coupling or bypass capacitors in this circuit. The dc collector voltage of the first stage provides the base-bias voltage for the second stage. Because of the direct coupling, this type of amplifier has a better *low-frequency* response than the capacitively coupled type in which the reactance of coupling and bypass capacitors at very low frequencies may become excessive. The increased reactance of capacitors at lower frequencies produces gain reduction in capacitively coupled amplifiers.

Direct-coupled amplifiers can be used to amplify low frequencies all the way down to dc (0 Hz) without loss of voltage gain because there are no capacitive reactance in the circuit. The **disadvantage** of direct-coupled amplifiers, on the other hand, is that small changes in the dc bias voltages from temperature effects or power-supply variation are amplified by the succeeding stages, which can result in a significant drift in the dc levels throughout the circuit.



## Example:

Figure below shows a direct-coupled (that is, with no coupling capacitors between stages) two-stage amplifier. The dc bias of the first stage sets the dc bias of the second. Determine all dc voltages for both stages and the overall ac voltage gain.





## Solution:

$$V_{B1} = \left( \frac{R_2}{R_1 + R_2} \right) V_{CC} = \left( \frac{22 \text{ k}\Omega}{122 \text{ k}\Omega} \right) 12 \text{ V} = \mathbf{2.16 \text{ V}}$$

$$V_{E1} = V_{B1} - 0.7 \text{ V} = \mathbf{1.46 \text{ V}}$$

$$I_{C1} \cong I_{E1} = \frac{V_{E1}}{R_4} = \frac{1.46 \text{ V}}{4.7 \text{ k}\Omega} = 0.311 \text{ mA}$$

$$V_{C1} = V_{CC} - I_{C1}R_3 = 12 \text{ V} - (0.311 \text{ mA})(22 \text{ k}\Omega) =$$

$$V_{B2} = V_{C1} = \mathbf{5.16 \text{ V}}$$

$$V_{E2} = V_{B2} - 0.7 \text{ V} = 5.16 \text{ V} - 0.7 \text{ V} = \mathbf{4.46 \text{ V}}$$

$$I_{C2} \cong I_{E2} = \frac{V_{E2}}{R_6} = \frac{4.46 \text{ V}}{10 \text{ k}\Omega} = 0.446 \text{ mA}$$

$$V_{C2} = V_{CC} - I_{C2}R_5 = 12 \text{ V} - (0.446 \text{ mA})(10 \text{ k}\Omega) =$$

$$r'_{e2} \cong \frac{25 \text{ mV}}{I_{E2}} = \frac{25 \text{ mV}}{0.446 \text{ mA}} = 56 \Omega$$

$$R_{in(2)} = \beta_{ac} r'_{e2} = (125)(56 \Omega) = 7 \text{ k}\Omega$$

$$r'_{e1} \cong \frac{25 \text{ mV}}{I_{E1}} = \frac{25 \text{ mV}}{0.311 \text{ mA}} = 80.4 \Omega$$

$$A_{v1} = \frac{R_3 \parallel R_{in(2)}}{r'_{e1}} = \frac{22 \text{ k}\Omega \parallel 7 \text{ k}\Omega}{80.4 \Omega} = \mathbf{66}$$

$$A_{v2} = \frac{R_5}{r'_{e2}} = \frac{10 \text{ k}\Omega}{56 \Omega} = \mathbf{179}$$

$$A'_v = A_{v1}A_{v2} = (66)(179) = \mathbf{11,814}$$

