



**Ninevah University**

**College of Electronics Engineering**

**Department of Electronic Engineering**




**2<sup>nd</sup> Class**

**Subject: Electronic I**

**2018 – 2019**

**Abdulhamed M. Jasim**

Lecture 5 Review



$R_D \Rightarrow$  resistance of Diode  $= \frac{\Delta V}{\Delta I}$


When the anode is more positive voltage from cathode, the Diode is F.B (Forward Biasing)

$\therefore R_D = \frac{\Delta V}{\Delta I} = \frac{0}{\Delta I} = 0 \Omega$  (ideal case)  $\Rightarrow$  short ckt <sup>its mean</sup>


When the anode is less positive voltage from cathode, the Diode is R.B (reverse Biasing)

$\therefore R_D = \frac{\Delta V}{\Delta I} = \frac{\Delta V}{0} = \infty \Omega \Rightarrow$  its mean open ckt

\* Biasing Diode



بما أنه في n-region والذي يحتوي على عدد كبير من الإلكترونات قد يتركب الطرف السالب للمصدر فإتاحة الإلكترونات بتسوية نحو ال P-region فتدفعه junction تاركه خلفه أيونات موجبة ويبقى لوقت تتحرك في holes في P-region بفعل اتجاه حركة الإلكترونات لحيث أن بذلك حركة الإلكترونات




عند عكس اتجاه القطبية للمصدر كما موضح في الشكل التالي  
 الإلكترونات تنجذب باتجاه القطب الموجب "تأكله"  
 ورائها أيونات موجبة وكذا الحال فيما يخص  
 العجوات التي ستجذب نحو القطب السالب  
 للمصدر وهذا سيؤدي إلى زيادة عرض  
 منطقة الاستنزاف Depletion Region

وتكون لها - تقريباً ماوياً للمصدر  
 في حالة احياء عكسي


ملاحظة العجوات القليلة في منطقة ال n تتجذب نحو P region مولدة بذلك  
 تياراً قليلاً جداً يسمى reverse current I






Bipolar Junction Transistor :-



The transistor is a three-layer semiconductor device consisting of either two n-type and one P-type layers of material or two P- and one n-type layers of material.



Structure of BJT :-





Emitter = E  
Base = B  
Collector = C



E  $\Rightarrow$  heavily doped  
C  $\Rightarrow$  moderately doped  
B  $\Rightarrow$  lightly doped




# Standard transistor symbol



The transistor is a three-layer semiconductor device consisting of either two n-type and one p-type layers or two p-type and one n-type layer of material.




## Structure of BJT :-



E  $\Rightarrow$  heavily doped  
 C  $\Rightarrow$  moderately doped  
 B  $\Rightarrow$  lightly doped



\* NPN Transistor




$$I_E = I_C + I_B$$

$$I_C \gg I_B$$

$$I_C = I_{C_{majority}} + I_{C_{minority}}$$



Also, same that happen in PNP transistor

قوة أكبر من كاسه  $I_C \gg I_B$



Basic transistor operation

BJT Transistor has two pn Junction



How to work the transistor?

There are two conditions must be achieved in Transistor to work as Amplifier

BE Junction  
Forward Biasing  
F-B

BC Junction  
Reverse Biasing  
R.B

\*

# Transistor Applications

As Amplifier







(Active Region)

As Switch

(Saturation & cutoff)  
Region

## The DMM Diode Test Position

A digital multimeter can be used as a fast and simple way to check a transistor. For this test, you can view the transistor as two diodes connected as shown below



Note If the junction is good, you will get a reading of between approximately 0.6V and 0.8V




# Transistor Configurations


The Bipolar transistor is a three terminal device. Three basic single transistor amplifier configurations can be formed depending on which of the three terminals is used as signal ground (i.e. which terminal is common to both the input and output side of the configuration).

## Transistor Configuration


Common Base



Common Emitter



Common Collector



Common Base  $\Rightarrow$  C.B.


Common Emitter  $\Rightarrow$  C.E.

Common Collector  $\Rightarrow$  C.C.




# Common Emitter Configuration :-

(C.E.)



NPN Transistor  
c.e



PNP Transistor  
c.e

in c.e  
 input  $\Rightarrow$  Base Terminal  
 output  $\Rightarrow$  Collector "  
 common  $\Rightarrow$  Emitter "

Dc Beta :- Dc current gain ( $\beta_{DC}$ )

$$\beta_{DC} = \frac{\text{Dc output current}}{\text{Dc input current}}$$

$$\Rightarrow \beta_{DC} = \frac{I_C}{I_B}$$

typical values of  $\beta_{DC}$   
 20 ~ 200 or higher

in Datasheet  
 $\beta_{DC} = hFE$

EX Determine the dc current gain  $\beta_{DC}$  and the emitter current  $I_E$  for a transistor where

$$I_B = 50 \mu A, \text{ and } I_C = 3.65 \text{ mA}$$


Solution

$$\beta_{DC} = \frac{I_C}{I_B} = \frac{3.65 \text{ m}}{50 \mu} = \frac{3.65 \text{ m}}{50 \times 10^{-6} \text{ m}} = 73$$



$$I_E = I_C + I_B = 3.65\text{mA} + 50\mu\text{A} = 3.7\text{mA}$$



To describe the behavior of the C.E Configuration we need to draw the characteristics of the input and o/p of C.E



$$V_{BE} = 0.7\text{V} \text{ for Silicon}$$

$$= 0.3\text{V} \text{ for Germanium}$$


The output characteristic above for one value of  $I_B$  (i.e. one value of  $V_{BE}$ ), to get fully o/p characteristic curve we must be changed the value of  $V_{BE}$  and  $V_{CC}$  together.




From the characteristics of the transistor, it's clear that there are three basic regions :-

① The active region :- (As <sup>Tr.</sup> Amplifier)

~~The~~ state of junctions of the transistor are

\*  $BE \rightarrow$  Forward Bias  $\Rightarrow$  

\*  $BC \rightarrow$  Reverse Bias  
(Collector more positive from Base)  $\Rightarrow$  

② The saturation region :-

$BE$  Junction  $\rightarrow$  Forward Bias  
 $BC$  Junction  $\rightarrow$  Forward Bias

③ The cutoff region :-

$BE$  Junction  $\rightarrow$  Reverse Bias  
 $BC$  Junction  $\rightarrow$  Reverse Bias

**Note**

:- The transistor work as amplifier in active region whereas it work as switch in cutoff and saturation regions.




From the o/p c/c it is clear that the operating point of transistor is located in one of three regions

- ① active region  $\left\{ \begin{array}{l} \text{Junction BE is Forward Biased} \\ \text{Junction BC is Reverse Biased} \end{array} \right.$
- ② Saturation region  $\left\{ \begin{array}{l} \text{Junction BE } \rightarrow \\ \text{Junction BC } \rightarrow \end{array} \right\} \Rightarrow \text{Forward Biased}$
- ③ Cutoff region  $\left\{ \begin{array}{l} \text{Junction BE } \rightarrow \\ \text{Junction BC } \rightarrow \end{array} \right\} \Rightarrow \text{Reverse Biased}$

Dc load line :-


It is a line that determine all the points that the transistor will operate. In other word, the operation point (usually called Q) will be somewhere on the DC load line.



$$-V_{CE} - I_c R_c + V_{CC} = 0$$

$$V_{CE} = V_{CC} - I_c R_c$$


$$\begin{aligned} \text{When } I_c = 0 &\Rightarrow V_{CE} = V_{CC} \quad \text{--- ①} \\ \text{When } V_{CE} = 0 &\Rightarrow I_c = \frac{V_{CC}}{R_c} \quad \text{--- ②} \end{aligned}$$



$\Rightarrow$  D.C load line



From values of  $I_B$ ,  $I_c$  and  $V_{CE}$ , the Q point of transistor is defined and determined on DC load line.

If an amplifier is not biased with correct DC voltages on the input and output, it can go into Saturation or Cutoff when an input signal is applied.




①

②



③





# DC Biasing circuits of BJT,

## \* Standard Biasing circuits

- ① Fixed-Bias circuit
- ② Emitter-stabilized Bias circuit
- ③ Voltage divider Bias circuit
- ④ **Collector-Feedback Bias circuit**

### ① Fixed-Bias circuit

Analysis:

For the input loop:




$$-V_{CC} + R_B I_B + V_{BE} = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

From the output loop:

$$-V_{CC} + I_C R_C + V_{CE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} - I_C R_C$$






For Dc load line analysis :-

~~At saturation~~  
At cutoff

$$V_{CE} = V_{CC} \quad | \quad I_C = 0$$

At saturation region


$$I_C = \frac{V_{CC}}{R_C} \quad | \quad V_{CE} = 0$$




For an optimum design

$$V_{CEp} = \frac{1}{2} V_{CC}$$

$$I_{Cp} = \frac{1}{2} I_{Csat} = \frac{V_{CC}}{2R_C}$$



$$I_B = \frac{V_{BB} - V_{BE}}{R_B}$$




From the output loop :-

$$V_{CE} = V_{CC} - I_C R_C$$



Ex Determine the following parameters for the Fixed-bias Configuration

- (a)  $I_{BQ}$  and  $I_{CQ}$
- (b)  $V_{CEQ}$
- (c)  $V_B$  and  $V_C$
- (d)  $V_{BC}$



Solution (a)  $I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 - 0.7}{240k} = 47.08 \mu A$

$I_{CQ} = \beta I_{BQ} = 50 \times 47.08 \mu A = 2.35 mA$

(b)  $V_{CEQ} = V_{CC} - I_{CQ} R_C \Rightarrow V_{CEQ} = 12 - (2.35 mA)(2.2k) = 6.83 V$

(c)  $V_B = V_{BE} = 0.7 V$   
 $V_C = V_{CE} = 6.83 V$

(d)  $V_{BC} = V_B - V_C = 0.7 - 6.83 = -6.13 V$

refer to the state of Base-collector junction Biasing (reversed-bias)

Ex Given the device characteristics of the figure below, determine  $V_{CC}$ ,  $R_B$ , and  $R_C$

Solution


$V_{CC} = 20V$

$I_C = 8 = \frac{V_{CC}}{R_C} \Rightarrow R_C = \frac{V_{CC}}{8mA}$

$R_C = \frac{20}{8mA} = 2.5k\Omega$

$R_B = \frac{V_{CC} - V_{BE}}{I_{BQ}} = \frac{20 - 0.7}{40\mu A}$


$R_B = 482.5k\Omega$



(11)



H.W For the circuit shown below, draw the d.c load line and determine the operating point.



$$I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B} = \frac{6V - 0.7V}{530k\Omega} = 10.75 \mu A$$

$$I_{CQ} = \beta I_{BQ} = 20 \times 10.75 \mu A = 0.215 mA$$


$$V_{CEQ} = V_{CC} - I_{CQ} R_C = 6V - 0.215 mA \times 2k\Omega = 5.57V$$

$$V_B = V_{BE} = 0.7V$$

$$V_C = V_{CE} = 5.57V$$

$$V_{BC} = V_B - V_C = 0.7V - 5.57V = -4.87V$$

referred to the state of base-collector junction. Biasing (arranged)



Solution

$$V_{CC} = 6V$$

$$I_C = \beta I_B = 20 \times 10.75 \mu A = 0.215 mA$$

$$R_B = \frac{V_{CC} - V_{BE}}{I_{BQ}} = \frac{6V - 0.7V}{10.75 \mu A} = 485.5k\Omega$$



## ② Emitter-stabilized Bias circuit:

\* For the input loop:

$$-V_{CC} + R_B I_B + V_{BE} + I_E R_E = 0$$

$$I_E = (1 + \beta) I_B$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta) R_E}$$

\* for the output loop

$$-V_{CC} + R_C I_C + V_{CE} + R_E I_E = 0$$




$$I_E \approx I_C$$

$$\therefore V_{CE} = V_{CC} - (R_C + R_E) I_C$$

for an optimum design:


$$V_{CEQ} = \frac{V_{CC}}{2}$$

$$I_{CQ} = \frac{V_{CC}}{2(R_C + R_E)}$$



Ex For the emitter-bias ckt below determine  $I_B, I_C, V_{CE}, V_C, V_E, V_B$  and  $V_{BC}$

Solution



$$-V_{CC} + R_B I_B + V_{BE} + I_E R_E = 0$$

$$I_E = I_C + I_B$$

$$= \beta I_B + I_B$$

$$\Rightarrow I_E = (1 + \beta) I_B$$

$$\therefore -V_{CC} + R_B I_B + V_{BE} + (1 + \beta) I_B R_E = 0$$

$$\Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta) R_E} = \frac{20 - 0.7}{430k + (51)(1k)} = \frac{19.3}{481k} = \underline{\underline{40.1 \mu A}}$$

$$I_C = \beta I_B \Rightarrow I_C = 50 \times 40.1 \mu A = \underline{\underline{2.01 mA}}$$

$$I_E = I_C + I_B = 2.01 mA + 40.1 \mu A = \underline{\underline{2.05 mA}}$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

$$= 20 - (2.01 mA)(2k) - (2.05 mA)(1k)$$

$$= 20 - 4.02 - 2.05$$

$$\Rightarrow \underline{\underline{V_{CE} = 13.93 V}}$$

$$V_C = V_{CE} + I_E R_E$$

$$V_C = 13.93 + (2.05)$$

$$\underline{\underline{V_C = 15.98 V}}$$

$$V_E = V_{CE} - V_C \quad \text{or} \quad V_E = I_E R_E$$

$$V_E = 15.98 - 13.93$$

$$\underline{\underline{V_E = 2.05 V}}$$

$$V_B = V_{BE} + V_E$$

$$V_B = 0.7 + 2.05$$

$$\underline{\underline{V_B = 2.75 V}}$$


$$V_{BC} = V_B - V_C \Rightarrow V_{BC} = 2.75 - 15.98 \Rightarrow \underline{\underline{V_{BC} = -13.23 V}}$$



Ex For the circuit shown below:

- (a) Draw the load line
- (b) For a Q-point at the intersection of the load line with a base current of 15μA, find the values of  $I_{CQ}$  and  $V_{CEQ}$ .
- (c) Determine the  $\beta_{DC}$  at the Q-point.
- (d) find the value of  $R_B$

Solution



(a) Two points on the characteristics are required to draw the load line

At  $V_{CE} = 0$  :  $V_{CC} = I_C R_C + I_E R_E + V_{CE}$

$\Rightarrow V_{CC} = I_C (R_C + R_E) + V_{CE}$  ( $I_E \approx I_C$ )

When  $V_{CE} = 0 \Rightarrow V_{CC} = I_C (R_C + R_E) \Rightarrow I_C = \frac{V_{CC}}{R_C + R_E} = \frac{18}{3.3k} = 5.45mA$

At  $I_C = 0mA$  :  $V_{CE} = V_{CE} = 18V$

(b)  $I_{CQ} \approx 3.3mA$   
 $V_{CEQ} \approx 7.5V$

(c)  $\beta_{DC} = \frac{I_{CQ}}{I_{BQ}} = \frac{3.3mA}{15\mu A} = 220$

(d)  $R_B = ?$


$V_{CC} = R_B I_B + V_{BE} + R_E I_E$

$V_{CC} = [R_B + R_E (1 + \beta)] I_B + V_{BE}$

$\therefore I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta) R_E}$

$\Rightarrow 15\mu = \frac{18 - 0.7}{R_B (1 + 220) (1.1k)}$

$\Rightarrow R_B = 910k\Omega$






### ③ Voltage-Divider Bias

There are two methods that can be applied to analyze the voltage divider configuration




- ① The exact method
- ② The approximate method



#### 1 The exact analysis

The input side of the voltage divider circuit can be redrawn as circuit below then apply

"Thevenin's theorem"




$$\therefore R_{Th} = R_1 // R_2$$

$$E_{Th} = V_{R_2} = \frac{V_{CC} \times R_2}{R_1 + R_2}$$

### ③ Voltage-Divider Bias

There are two methods that can be applied to analyze the voltage divider configuration




- ① The exact method
- ② The approximate method



#### The exact analysis

The input side of the voltage divider circuit can be redrawn as circuit below then apply


"Thevenin's theorem"



$$\therefore R_{TH} = R_1 \parallel R_2$$


$$E_{TH} = V_{R_2} = \frac{V_{CC} \times R_2}{R_1 + R_2}$$





$R_1, R_2$  replaced by  $E_{Th} + R_{Th}$


replaced by




$$I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (1 + \beta)R_E}$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

## Approximate Analysis



$$I_{C \text{ sat.}} = \frac{V_{CC}}{R_C + R_E}$$



$$R_i \approx (1 + \beta) R_E \approx \beta R_E$$

$$R_i \gg R_2$$

Therefore  $I_1 \approx I_2$  ( $I_B$  very small current)

$$\therefore V_B = \frac{V_{CC} R_2}{R_1 + R_2}$$

$$V_E = V_B - V_{BE}$$

$$I_E = \frac{V_E}{R_E}$$

$$I_E \approx I_{CQ}$$

$$V_{CEQ} = V_{CC} - I_{CQ} (R_C + R_E)$$

$$\beta R_E \gg 10 R_2$$

or  $\beta R_E \gg 10 R_2$

Ex Determine the dc bias voltage  $V_{CE}$  and the current  $I_C$  for the ckt below

Solution

**Exact analysis**

$$R_{TH} = R_1 // R_2$$

$$= 39k // 3.9k$$

$$= \frac{(39k)(3.9k)}{(39k) + (3.9k)}$$

$$= \frac{(39k)(3.9k)}{(39k) + (3.9k)}$$

$$\therefore R_{TH} = 3.55k \Omega$$

$$E_{TH} = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{(22)(3.9k)}{39k + 3.9k} = 2V$$

$$\therefore E_{TH} = 2V$$

$$I_B = \frac{E_{TH} - V_{BE}}{R_{TH} + (1 + \beta) R_E} \Rightarrow I_B = \frac{2 - 0.7}{3.55k + (101)(1.5k)} = 8.38 \mu A$$

$$\therefore I_B = 8.38 \mu A$$

$$I_C = \beta I_B = (100)(8.38 \mu A) \Rightarrow I_C = 0.84 mA$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E) = 22 - (0.84 mA)(10k + 1.5k)$$

$$\therefore V_{CE} = 12.34V$$

Now **Approximate analysis**

Condition  $\beta R_E \geq 10 R_2$

$$(100)(1.5k) \geq 10(3.9k)$$

$$150k \geq 39k$$

$$\therefore \text{Satisfied}$$

Important Condition



$$V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{(3.9k)(22)}{39k + 3.9k} = 2V \therefore V_B = 2V$$

$$V_E = V_B - V_{BE} \Rightarrow V_E = 2 - 0.7 = 1.3V \therefore V_E = 1.3V$$

$$I_{CQ} \approx I_E = \frac{V_E}{R_E} = \frac{1.3}{1.5k} = 0.867mA$$

$$V_{CEQ} = V_{CC} - I_C(R_C + R_E) = 22 - (0.867mA)(10k + 1.5k)$$

$$\Rightarrow V_{CEQ} = 12.03V$$

Comparing

|                                    |           |          |
|------------------------------------|-----------|----------|
|                                    | $V_{CEQ}$ | $I_{CQ}$ |
| Exact analysis $\rightarrow$       | 12.34V    | 0.84mA   |
| Approximate analysis $\rightarrow$ | 12.03V    | 0.867mA  |

The results for  $I_{CQ}$  and  $V_{CEQ}$  are certainly close

$$I_C = 0.838mA$$

$$I_C = 0.838mA$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E) = 22 - (0.838mA)(10k + 1.5k)$$

$$V_{CE} = 15.31V$$

Approximate analysis

$$B\beta R_E \geq 10 R_2$$

$$100(10) \geq 10(3.9k)$$

$$1000 \geq 39k$$

Satisfied


Ex Determine the levels of  $I_{CQ}$  and  $V_{CEQ}$  for the voltage divider configuration of figure below, using the exact and approximate techniques and compare solutions.

Solution ① Exact analysis is

$BR_E \geq 10R_2$  Condition

$$50 \times (1.2k) \geq 10(22k)$$

$60k \not\geq 220k$   
(not satisfied)



$$R_{TH} = R_1 \parallel R_2 = \frac{(82k)(22k)}{(82k) + (22k)} = 17.35k\Omega$$

$$E_{TH} = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{(18)(22k)}{(82k) + (22k)} = 3.81V$$

$$I_B = \frac{E_{TH} - V_{BE}}{R_{TH} + (1 + \beta)R_E} = \frac{3.81 - 0.7}{17.35k + (51)(1.2k)} = 39.6\mu A$$

$$I_{CQ} = \beta I_B = (50)(39.6\mu A) = 1.98mA$$

$$V_{CEQ} = V_{CC} - I_C (R_C + R_E) = 4.54V$$

② Approximate analysis is

$$V_B = E_{TH} = 3.81V$$

$$V_E = V_B - V_{BE} = 3.11V$$

$$I_{CQ} \approx I_E = \frac{V_E}{R_E} = \frac{3.11}{1.2k} = 2.59mA, \quad V_{CEQ} = V_{CC} - I_C (R_C + R_E) = 3.88V$$

From the results

|             | $I_{CQ}$ | $V_{CEQ}$ |
|-------------|----------|-----------|
| Exact       | 1.98mA   | 4.54V     |
| approximate | 2.59mA   | 3.88V     |

16


$BR_E \geq 10R_2$  وهو

من خلال نتائج التحليل التقريبي  
نرى ان هناك فرق واضح بين  
النتائج الدقيقة والنتائج التقريبية  
لذلك لا نستطيع ان نقول ان  
النتائج التقريبية هي exact.



#### ④ Collector Feedback Bias :-

An Improved level of stability can also be obtained by introducing a feedback path from collector to base as shown



$$-V_{CC} + I_c' R_C + I_B R_B + V_{BE} + I_E R_E = 0$$

$$\Rightarrow V_{CC} = I_c' R_C + I_B R_B + V_{BE} + I_E R_E$$

$$I_c' = I_c + I_B \approx I_c \approx \beta I_B \approx I_E$$

$$\Rightarrow V_{CC} = \beta I_B R_C + I_B R_B + V_{BE} + \beta I_B R_E$$

$$\therefore I_B = \frac{V_{CC} - V_{BE}}{R_B + \beta(R_C + R_E)} \Rightarrow I_c = \beta I_B$$


$$I_c = \frac{\beta(V_{CC} - V_{BE})}{\frac{R_B}{\beta} + R_C + R_E}$$

BE loop

$$-V_{CC} + I_E R_E + I_c R_C + V_{CE} = 0$$

$$I_c \approx I_c', \text{ and } I_E \approx I_c$$

$$\therefore V_{CE} = V_{CC} - I_c (R_C + R_E)$$




Ex Determine  $I_{CQ}$  and  $V_{CEQ}$  for the circuit below?

Solution :-

BE loop :-

$$I_B = \frac{V_{CC} - V_{BE}}{R_F + \beta(R_C + R_E)} = \frac{10 - 0.7}{250k + (90)(4.7k + 1.2k)}$$



$$I_B = 11.91 \mu A$$

$$\Rightarrow I_{CQ} = \beta I_B = 90 \times 11.91 \mu A \Rightarrow I_{CQ} = 1.07 \text{ mA}$$

CE loop :-

$$V_{CEQ} = V_{CC} - I_C (R_C + R_E)$$

$$= 10 - (1.07 \text{ mA})(4.7k + 1.2k) \Rightarrow V_{CEQ} = 3.89 \text{ V}$$

Ex Repeat Previous Example using a beta of 135 (50% increase)

Solution :-

$$I_B = \frac{V_{CC} - V_{BE}}{R_F + \beta(R_C + R_E)} = \frac{10 - 0.7}{250k + (135)(5.9k)} = 8.89 \mu A = I_B$$

$$I_{CQ} = \beta I_B = 135 \times 8.89 \mu A \Rightarrow I_{CQ} = 1.2 \text{ mA}$$

$$V_{CEQ} = V_{CC} - I_C (R_C + R_E) = 10 - (1.2 \text{ mA})(5.9k) \Rightarrow V_{CEQ} = 2.92 \text{ V}$$

level of  $\beta$  increased 50%  
 $\leftarrow I_{CQ}$  " 12.1%  
 $\leftarrow V_{CE}$  decreased 20.9%




Ex Determine the d.c level of  $I_B$  and  $V_C$  for the circuit below?

Solution

$$I_B = \frac{V_{CC} - V_{BE}}{(R_{F1} + R_{F2}) + \beta(R_C + R_E)}$$

$$= \frac{18 - 0.7}{(91k + 110k) + (75)(3.3k + 510)}$$



$$\Rightarrow I_B = 35.5 \mu A$$

$$\Rightarrow I_C = \beta I_B \Rightarrow I_C = 75 \times 35.5 \mu A \Rightarrow I_C = 2.66 mA$$

$$V_{CEQ} = V_C = V_{CC} - I_C R_C \approx V_{CC} - I_C R_C$$

$$\Rightarrow V_C = 18 - (2.66 mA)(3.3k) \Rightarrow V_C = 9.22 V$$


Ex

# Common-Collector Configuration (C.C)

The second transistor configuration is the Common-Collector configuration. It's called Emitter-follower EF.

The Common-Collector (C.C) is used primarily for impedance matching purposes since it has a high input impedance and low output impedance.

## Emitter follower Biasing



$$I_B R_B + V_{BE} + R_E I_E - V_{EE} = 0$$

$$I_E \approx I_B (1 + \beta)$$

$$\Rightarrow I_B (R_B + R_E + \beta R_E) = V_{EE} - V_{BE}$$

$$\Rightarrow I_B = \frac{V_{EE} - V_{BE}}{R_B + R_E (1 + \beta)}$$

$$V_{CE} = V_{EE} - I_E R_E$$

Ex Determine the  $V_{CEQ}$  and  $I_{EQ}$  for the circuit below

Solution

$$I_B = \frac{V_{EE} - V_{BE}}{R_B + R_E (1 + \beta)} = \frac{20 - 0.7}{240k + (2k)(91)}$$

$$\Rightarrow I_B = 45.73 \mu A$$


$$I_{EQ} = (\beta + 1) I_B$$

$$I_{EQ} = 4.16 \text{ mA}$$

$$V_{CEQ} = V_{EE} - I_E R_E$$

$$= V_{EE} - (1 + \beta) I_B R_E = 20 - (91)(45.73 \mu A)(2k)$$


$$\Rightarrow V_{CEQ} = 11.68 \text{ V}$$






# Common-Base Con figuration (C.B.)

When a transistor is connected with the base as the Common or grounded terminal, it's called a Common base con.



NPN C.B Transistor



Ex Determine the currents  $I_E$  and  $I_B$  and the voltages  $V_{CE}$  and  $V_{CB}$  for the C.B configuration of figure below


Solution

Applying KVL (input loop)

$$V_{EE} - I_E R_E - V_{BE} = 0$$

$$\Rightarrow I_E = \frac{V_{EE} - V_{BE}}{R_E} = \frac{4 - 0.7}{1.2k} \Rightarrow I_E = 2.75 \text{ mA}$$

$$I_B = \frac{I_E}{1 + \beta} = \frac{2.75 \text{ m}}{1 + 60} \Rightarrow I_B = 45.08 \mu\text{A}$$



output loop This loop will be outside of the network.

$$-V_{CC} + I_C R_C + V_{CE} + I_E R_E - V_{EE} = 0$$

$$\Rightarrow V_{CE} = V_{CC} + V_{EE} - I_C R_C - I_E R_E, \quad I_E \approx I_C$$

$$\Rightarrow V_{CE} = V_{CC} + V_{EE} - I_E (R_C + R_E) = 10 + 4 - (2.75 \text{ m})(2.4k + 1.2k) \Rightarrow V_{CE} = 4.1 \text{ V}$$

$$V_{CB} = V_{CC} - I_C R_C = 10 - (60)(45.08 \mu)(2.4k)$$

$$V_{CB} = 3.51 \text{ V}$$

In the DC mode the levels of  $I_C$  and  $I_E$  due to the majority carriers are related by a quantity called  $\alpha_{DC}$  and defined by the following equation

$$\alpha_{DC} = \frac{I_C}{I_E}$$

$I_C$ : output current  
 $I_E$ : input current

$$I_C \cong I_E \Rightarrow \alpha_{DC} \cong 1$$

Practically

$$0.900 \leq \alpha_{DC} \leq 0.999$$

Ex  
Solution Calculate the value of  $\alpha_{DC}$  in previous example?

$$I_E = 2.75 \text{ mA}$$

$$I_B = 45.08 \mu\text{A} \Rightarrow I_C = \beta I_B = 60 \times 45.08 \mu\text{A} = \underline{\underline{2.705 \text{ mA}}}$$

$$\Rightarrow \alpha_{DC} = \frac{I_C}{I_E} = \frac{2.705 \text{ mA}}{2.75 \text{ mA}} = \underline{\underline{0.98}}$$